JP7831641B2 - 半導体装置および半導体装置の製造方法 - Google Patents
半導体装置および半導体装置の製造方法Info
- Publication number
- JP7831641B2 JP7831641B2 JP2024564305A JP2024564305A JP7831641B2 JP 7831641 B2 JP7831641 B2 JP 7831641B2 JP 2024564305 A JP2024564305 A JP 2024564305A JP 2024564305 A JP2024564305 A JP 2024564305A JP 7831641 B2 JP7831641 B2 JP 7831641B2
- Authority
- JP
- Japan
- Prior art keywords
- region
- concentration
- peaks
- oxygen
- carbon
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
- H10D62/124—Shapes, relative sizes or dispositions of the regions of semiconductor bodies or of junctions between the regions
- H10D62/126—Top-view geometrical layouts of the regions or the junctions
- H10D62/127—Top-view geometrical layouts of the regions or the junctions of cellular field-effect devices, e.g. multicellular DMOS transistors or IGBTs
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D12/00—Bipolar devices controlled by the field effect, e.g. insulated-gate bipolar transistors [IGBT]
- H10D12/411—Insulated-gate bipolar transistors [IGBT]
- H10D12/441—Vertical IGBTs
- H10D12/461—Vertical IGBTs having non-planar surfaces, e.g. having trenches, recesses or pillars in the surfaces of the emitter, base or collector regions
- H10D12/481—Vertical IGBTs having non-planar surfaces, e.g. having trenches, recesses or pillars in the surfaces of the emitter, base or collector regions having gate structures on slanted surfaces, on vertical surfaces, or in grooves, e.g. trench gate IGBTs
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/50—Physical imperfections
- H10D62/53—Physical imperfections the imperfections being within the semiconductor body
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/60—Impurity distributions or concentrations
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D64/00—Electrodes of devices having potential barriers
- H10D64/111—Field plates
- H10D64/117—Recessed field plates, e.g. trench field plates or buried field plates
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
- H10D84/01—Manufacture or treatment
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
- H10D84/101—Integrated devices comprising main components and built-in components, e.g. IGBT having built-in freewheel diode
- H10D84/161—IGBT having built-in components
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P30/00—Ion implantation into wafers, substrates or parts of devices
- H10P30/20—Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping
- H10P30/202—Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping characterised by the semiconductor materials
- H10P30/204—Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping characterised by the semiconductor materials into Group IV semiconductors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P30/00—Ion implantation into wafers, substrates or parts of devices
- H10P30/20—Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping
- H10P30/208—Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping of electrically inactive species
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D12/00—Bipolar devices controlled by the field effect, e.g. insulated-gate bipolar transistors [IGBT]
- H10D12/411—Insulated-gate bipolar transistors [IGBT]
- H10D12/417—Insulated-gate bipolar transistors [IGBT] having a drift region having a doping concentration that is higher at the collector side relative to other parts of the drift region
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D12/00—Bipolar devices controlled by the field effect, e.g. insulated-gate bipolar transistors [IGBT]
- H10D12/411—Insulated-gate bipolar transistors [IGBT]
- H10D12/418—Insulated-gate bipolar transistors [IGBT] having a drift region having a doping concentration that is higher at the emitter side relative to other parts of the drift region
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
- H10D84/80—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs
- H10D84/811—Combinations of field-effect devices and one or more diodes, capacitors or resistors
Landscapes
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2022198955 | 2022-12-13 | ||
| JP2022198955 | 2022-12-13 | ||
| PCT/JP2023/043492 WO2024128072A1 (ja) | 2022-12-13 | 2023-12-05 | 半導体装置および半導体装置の製造方法 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JPWO2024128072A1 JPWO2024128072A1 (https=) | 2024-06-20 |
| JPWO2024128072A5 JPWO2024128072A5 (https=) | 2025-03-10 |
| JP7831641B2 true JP7831641B2 (ja) | 2026-03-17 |
Family
ID=91484979
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2024564305A Active JP7831641B2 (ja) | 2022-12-13 | 2023-12-05 | 半導体装置および半導体装置の製造方法 |
Country Status (5)
| Country | Link |
|---|---|
| US (1) | US20250126878A1 (https=) |
| JP (1) | JP7831641B2 (https=) |
| CN (1) | CN119452751A (https=) |
| DE (1) | DE112023002207T5 (https=) |
| WO (1) | WO2024128072A1 (https=) |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2016204227A1 (ja) | 2015-06-17 | 2016-12-22 | 富士電機株式会社 | 半導体装置および半導体装置の製造方法 |
| WO2020100997A1 (ja) | 2018-11-16 | 2020-05-22 | 富士電機株式会社 | 半導体装置および製造方法 |
| WO2021125064A1 (ja) | 2019-12-18 | 2021-06-24 | 富士電機株式会社 | 半導体装置および半導体装置の製造方法 |
| WO2022107727A1 (ja) | 2020-11-17 | 2022-05-27 | 富士電機株式会社 | 半導体装置 |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US9252292B2 (en) | 2013-09-16 | 2016-02-02 | Infineon Technologies Ag | Semiconductor device and a method for forming a semiconductor device |
| DE102014116666B4 (de) | 2014-11-14 | 2022-04-21 | Infineon Technologies Ag | Ein Verfahren zum Bilden eines Halbleiterbauelements |
-
2023
- 2023-12-05 DE DE112023002207.0T patent/DE112023002207T5/de active Pending
- 2023-12-05 CN CN202380049404.7A patent/CN119452751A/zh active Pending
- 2023-12-05 JP JP2024564305A patent/JP7831641B2/ja active Active
- 2023-12-05 WO PCT/JP2023/043492 patent/WO2024128072A1/ja not_active Ceased
-
2024
- 2024-12-23 US US19/000,251 patent/US20250126878A1/en active Pending
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2016204227A1 (ja) | 2015-06-17 | 2016-12-22 | 富士電機株式会社 | 半導体装置および半導体装置の製造方法 |
| WO2020100997A1 (ja) | 2018-11-16 | 2020-05-22 | 富士電機株式会社 | 半導体装置および製造方法 |
| WO2021125064A1 (ja) | 2019-12-18 | 2021-06-24 | 富士電機株式会社 | 半導体装置および半導体装置の製造方法 |
| WO2022107727A1 (ja) | 2020-11-17 | 2022-05-27 | 富士電機株式会社 | 半導体装置 |
Also Published As
| Publication number | Publication date |
|---|---|
| DE112023002207T5 (de) | 2025-03-13 |
| US20250126878A1 (en) | 2025-04-17 |
| JPWO2024128072A1 (https=) | 2024-06-20 |
| WO2024128072A1 (ja) | 2024-06-20 |
| CN119452751A (zh) | 2025-02-14 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP7687456B2 (ja) | 半導体装置 | |
| JP7268743B2 (ja) | 半導体装置 | |
| JP7726327B2 (ja) | 半導体装置 | |
| JP7658452B2 (ja) | 半導体装置 | |
| WO2021075330A1 (ja) | 半導体装置および半導体装置の製造方法 | |
| JP7593511B2 (ja) | 半導体装置 | |
| JP7670158B2 (ja) | 半導体装置および半導体装置の製造方法 | |
| US20240162285A1 (en) | Semiconductor device and manufacturing method of semiconductor device | |
| JP7473075B2 (ja) | 半導体装置 | |
| JP7501663B2 (ja) | 半導体装置および半導体装置の製造方法 | |
| JP7231066B2 (ja) | 半導体装置および半導体装置の製造方法 | |
| JP2023170200A (ja) | 半導体装置 | |
| US11710766B2 (en) | Semiconductor device containing an oxygen concentration distribution | |
| JP7726385B2 (ja) | 半導体装置および製造方法 | |
| JP7831641B2 (ja) | 半導体装置および半導体装置の製造方法 | |
| WO2021177422A1 (ja) | 半導体装置、半導体装置の製造方法および半導体装置を備えた電力変換装置 | |
| JP7683822B2 (ja) | 半導体装置 | |
| JP7782686B2 (ja) | 半導体装置 | |
| JP7687453B2 (ja) | 半導体装置および製造方法 | |
| JP2024067536A (ja) | 半導体装置 | |
| JP2024035557A (ja) | 半導体装置 | |
| JP7683287B2 (ja) | 半導体装置および製造方法 | |
| JP7845516B2 (ja) | 半導体装置 | |
| JP7827170B2 (ja) | 半導体装置および半導体装置の製造方法 | |
| JP7845515B2 (ja) | 半導体装置 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20241226 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20241226 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20260203 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20260216 |
|
| R150 | Certificate of patent or registration of utility model |
Ref document number: 7831641 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |