JPWO2024128072A1 - - Google Patents

Info

Publication number
JPWO2024128072A1
JPWO2024128072A1 JP2024564305A JP2024564305A JPWO2024128072A1 JP WO2024128072 A1 JPWO2024128072 A1 JP WO2024128072A1 JP 2024564305 A JP2024564305 A JP 2024564305A JP 2024564305 A JP2024564305 A JP 2024564305A JP WO2024128072 A1 JPWO2024128072 A1 JP WO2024128072A1
Authority
JP
Japan
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2024564305A
Other languages
Japanese (ja)
Other versions
JP7831641B2 (ja
JPWO2024128072A5 (https=
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Publication of JPWO2024128072A1 publication Critical patent/JPWO2024128072A1/ja
Publication of JPWO2024128072A5 publication Critical patent/JPWO2024128072A5/ja
Application granted granted Critical
Publication of JP7831641B2 publication Critical patent/JP7831641B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • H10D62/124Shapes, relative sizes or dispositions of the regions of semiconductor bodies or of junctions between the regions
    • H10D62/126Top-view geometrical layouts of the regions or the junctions
    • H10D62/127Top-view geometrical layouts of the regions or the junctions of cellular field-effect devices, e.g. multicellular DMOS transistors or IGBTs
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/101Integrated devices comprising main components and built-in components, e.g. IGBT having built-in freewheel diode
    • H10D84/161IGBT having built-in components
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D12/00Bipolar devices controlled by the field effect, e.g. insulated-gate bipolar transistors [IGBT]
    • H10D12/411Insulated-gate bipolar transistors [IGBT]
    • H10D12/441Vertical IGBTs
    • H10D12/461Vertical IGBTs having non-planar surfaces, e.g. having trenches, recesses or pillars in the surfaces of the emitter, base or collector regions
    • H10D12/481Vertical IGBTs having non-planar surfaces, e.g. having trenches, recesses or pillars in the surfaces of the emitter, base or collector regions having gate structures on slanted surfaces, on vertical surfaces, or in grooves, e.g. trench gate IGBTs
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/50Physical imperfections
    • H10D62/53Physical imperfections the imperfections being within the semiconductor body 
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/60Impurity distributions or concentrations
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00Electrodes of devices having potential barriers
    • H10D64/111Field plates
    • H10D64/117Recessed field plates, e.g. trench field plates or buried field plates
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01Manufacture or treatment
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10PGENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P30/00Ion implantation into wafers, substrates or parts of devices
    • H10P30/20Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping
    • H10P30/202Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping characterised by the semiconductor materials
    • H10P30/204Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping characterised by the semiconductor materials into Group IV semiconductors
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10PGENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P30/00Ion implantation into wafers, substrates or parts of devices
    • H10P30/20Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping
    • H10P30/208Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping of electrically inactive species
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D12/00Bipolar devices controlled by the field effect, e.g. insulated-gate bipolar transistors [IGBT]
    • H10D12/411Insulated-gate bipolar transistors [IGBT]
    • H10D12/417Insulated-gate bipolar transistors [IGBT] having a drift region having a doping concentration that is higher at the collector side relative to other parts of the drift region
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D12/00Bipolar devices controlled by the field effect, e.g. insulated-gate bipolar transistors [IGBT]
    • H10D12/411Insulated-gate bipolar transistors [IGBT]
    • H10D12/418Insulated-gate bipolar transistors [IGBT] having a drift region having a doping concentration that is higher at the emitter side relative to other parts of the drift region
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/80Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs
    • H10D84/811Combinations of field-effect devices and one or more diodes, capacitors or resistors
JP2024564305A 2022-12-13 2023-12-05 半導体装置および半導体装置の製造方法 Active JP7831641B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP2022198955 2022-12-13
JP2022198955 2022-12-13
PCT/JP2023/043492 WO2024128072A1 (ja) 2022-12-13 2023-12-05 半導体装置および半導体装置の製造方法

Publications (3)

Publication Number Publication Date
JPWO2024128072A1 true JPWO2024128072A1 (https=) 2024-06-20
JPWO2024128072A5 JPWO2024128072A5 (https=) 2025-03-10
JP7831641B2 JP7831641B2 (ja) 2026-03-17

Family

ID=91484979

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2024564305A Active JP7831641B2 (ja) 2022-12-13 2023-12-05 半導体装置および半導体装置の製造方法

Country Status (5)

Country Link
US (1) US20250126878A1 (https=)
JP (1) JP7831641B2 (https=)
CN (1) CN119452751A (https=)
DE (1) DE112023002207T5 (https=)
WO (1) WO2024128072A1 (https=)

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2016204227A1 (ja) * 2015-06-17 2016-12-22 富士電機株式会社 半導体装置および半導体装置の製造方法
WO2020100997A1 (ja) * 2018-11-16 2020-05-22 富士電機株式会社 半導体装置および製造方法
WO2021125064A1 (ja) * 2019-12-18 2021-06-24 富士電機株式会社 半導体装置および半導体装置の製造方法
WO2022107727A1 (ja) * 2020-11-17 2022-05-27 富士電機株式会社 半導体装置

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9252292B2 (en) 2013-09-16 2016-02-02 Infineon Technologies Ag Semiconductor device and a method for forming a semiconductor device
DE102014116666B4 (de) 2014-11-14 2022-04-21 Infineon Technologies Ag Ein Verfahren zum Bilden eines Halbleiterbauelements

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2016204227A1 (ja) * 2015-06-17 2016-12-22 富士電機株式会社 半導体装置および半導体装置の製造方法
WO2020100997A1 (ja) * 2018-11-16 2020-05-22 富士電機株式会社 半導体装置および製造方法
WO2021125064A1 (ja) * 2019-12-18 2021-06-24 富士電機株式会社 半導体装置および半導体装置の製造方法
WO2022107727A1 (ja) * 2020-11-17 2022-05-27 富士電機株式会社 半導体装置

Also Published As

Publication number Publication date
DE112023002207T5 (de) 2025-03-13
US20250126878A1 (en) 2025-04-17
JP7831641B2 (ja) 2026-03-17
WO2024128072A1 (ja) 2024-06-20
CN119452751A (zh) 2025-02-14

Similar Documents

Publication Publication Date Title
CL2026000321A1 (es) Conmutación de tci dual basada en dci para ue con capacidad para múltiples rx
CL2025003624A1 (es) Determinación de posición de la banda del módulo de la zona de una banda de sellado
JPWO2024128072A1 (https=)
BR102023001877A2 (https=)
BR202022005961U2 (https=)
BR202022001779U2 (https=)
BY13165U (https=)
BY13162U (https=)
CN307046954S (https=)
CN307046677S (https=)
CN307046455S (https=)
CN307046268S (https=)
CN307044412S (https=)
CN307047251S (https=)
CN307047499S (https=)
BY23965C1 (https=)
BY23963C1 (https=)
BY13176U (https=)
BY13175U (https=)
BY13172U (https=)
BY13169U (https=)
BY13168U (https=)
BY13167U (https=)
BY13166U (https=)
BY13170U (https=)

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20241226

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20241226

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20260203

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20260216

R150 Certificate of patent or registration of utility model

Ref document number: 7831641

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150