JP7507158B2 - 位相同期ループのためのループフィルタ - Google Patents
位相同期ループのためのループフィルタ Download PDFInfo
- Publication number
- JP7507158B2 JP7507158B2 JP2021536733A JP2021536733A JP7507158B2 JP 7507158 B2 JP7507158 B2 JP 7507158B2 JP 2021536733 A JP2021536733 A JP 2021536733A JP 2021536733 A JP2021536733 A JP 2021536733A JP 7507158 B2 JP7507158 B2 JP 7507158B2
- Authority
- JP
- Japan
- Prior art keywords
- switches
- circuit
- coupled
- capacitor
- control
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
- H03L7/089—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses
- H03L7/0891—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses the up-down pulses controlling source and sink current generators, e.g. a charge pump
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
- H03L7/093—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal using special filtering or amplification characteristics in the loop
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/099—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
- H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L2207/00—Indexing scheme relating to automatic control of frequency or phase and to synchronisation
- H03L2207/06—Phase locked loops with a controlled oscillator having at least two frequency control terminals
Landscapes
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US16/231,568 | 2018-12-23 | ||
| US16/231,568 US10784875B2 (en) | 2018-12-23 | 2018-12-23 | Loop filter for a phase-locked loop |
| PCT/US2019/066467 WO2020139593A1 (en) | 2018-12-23 | 2019-12-16 | Loop filter for a phase-locked loop |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2022516050A JP2022516050A (ja) | 2022-02-24 |
| JP2022516050A5 JP2022516050A5 (enExample) | 2022-12-20 |
| JP7507158B2 true JP7507158B2 (ja) | 2024-06-27 |
Family
ID=71097837
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2021536733A Active JP7507158B2 (ja) | 2018-12-23 | 2019-12-16 | 位相同期ループのためのループフィルタ |
Country Status (5)
| Country | Link |
|---|---|
| US (1) | US10784875B2 (enExample) |
| EP (1) | EP3900191B1 (enExample) |
| JP (1) | JP7507158B2 (enExample) |
| CN (1) | CN112840570B (enExample) |
| WO (1) | WO2020139593A1 (enExample) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US12355451B1 (en) * | 2023-04-28 | 2025-07-08 | Cadence Design Systems, Inc. | Phase locked loop filter circuitry |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2010278491A (ja) | 2009-05-26 | 2010-12-09 | Renesas Electronics Corp | 周波数シンセサイザ |
| JP2013223066A (ja) | 2012-04-16 | 2013-10-28 | Fujitsu Semiconductor Ltd | Pll回路 |
Family Cites Families (18)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4559505A (en) * | 1983-01-04 | 1985-12-17 | Motorola, Inc. | Frequency synthesizer with improved priority channel switching |
| JPH09326689A (ja) * | 1996-06-03 | 1997-12-16 | Hitachi Ltd | クロック発生回路 |
| GB2370167B (en) | 2000-12-18 | 2005-01-05 | Texas Instruments Ltd | Improvements in or relating to phase locked loops |
| US6993107B2 (en) * | 2001-01-16 | 2006-01-31 | International Business Machines Corporation | Analog unidirectional serial link architecture |
| US20030190005A1 (en) | 2002-04-04 | 2003-10-09 | Brian Amick | Programmable capacitances for PLL loop and power supply noise filters |
| DE102004041656B4 (de) * | 2004-08-27 | 2007-11-08 | Infineon Technologies Ag | Phasenregelkreis und Verfahren zum Abgleichen eines Schleifenfilters |
| JP2006295343A (ja) * | 2005-04-06 | 2006-10-26 | Matsushita Electric Ind Co Ltd | スイッチトキャパシタフィルタ及びフィードバックシステム |
| US8674754B2 (en) * | 2007-02-09 | 2014-03-18 | Intel Mobile Communications GmbH | Loop filter and phase-locked loop |
| US7928785B2 (en) * | 2007-11-07 | 2011-04-19 | Samsung Electronics Co., Ltd. | Loop filter, phase-locked loop, and method of operating the loop filter |
| US7990225B1 (en) * | 2008-07-08 | 2011-08-02 | Marvell International Ltd. | Low-jitter phase-locked loop |
| US8299826B2 (en) * | 2009-08-25 | 2012-10-30 | Sitime Corporation | Phase locked loop circuitry having switched resistor loop filter circuitry, and methods of operating same |
| US9503017B1 (en) * | 2009-09-29 | 2016-11-22 | Qorvo Us, Inc. | Infrastructure-grade integrated voltage controlled oscillator (VCO) with linear tuning characteristics and low phase noise |
| US8354866B2 (en) | 2010-11-25 | 2013-01-15 | Freescale Semiconductor, Inc. | PLL start-up circuit |
| US8836390B2 (en) * | 2011-11-30 | 2014-09-16 | Taiwan Semiconductor Manufacturing Company, Ltd. | Phase-locked loops that share a loop filter and frequency divider |
| US8432204B1 (en) | 2012-01-06 | 2013-04-30 | Taiwan Semiconductor Manufacturing Co., Ltd. | Current-controlled oscillator (CCO) based PLL |
| US9024684B2 (en) * | 2013-03-15 | 2015-05-05 | Qualcomm Incorporated | Area-efficient PLL with a low-noise low-power loop filter |
| US9490824B1 (en) * | 2016-01-19 | 2016-11-08 | Freescale Semiconductor, Inc. | Phase-locked loop with frequency bounding circuit |
| CN108377148B (zh) | 2018-04-27 | 2024-03-08 | 深圳讯达微电子科技有限公司 | 一种基于开关电容阵列的锁相环环路滤波器及锁相环 |
-
2018
- 2018-12-23 US US16/231,568 patent/US10784875B2/en active Active
-
2019
- 2019-12-16 WO PCT/US2019/066467 patent/WO2020139593A1/en not_active Ceased
- 2019-12-16 EP EP19904454.6A patent/EP3900191B1/en active Active
- 2019-12-16 JP JP2021536733A patent/JP7507158B2/ja active Active
- 2019-12-16 CN CN201980067656.6A patent/CN112840570B/zh active Active
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2010278491A (ja) | 2009-05-26 | 2010-12-09 | Renesas Electronics Corp | 周波数シンセサイザ |
| JP2013223066A (ja) | 2012-04-16 | 2013-10-28 | Fujitsu Semiconductor Ltd | Pll回路 |
Also Published As
| Publication number | Publication date |
|---|---|
| EP3900191A4 (en) | 2022-02-16 |
| US10784875B2 (en) | 2020-09-22 |
| CN112840570A (zh) | 2021-05-25 |
| JP2022516050A (ja) | 2022-02-24 |
| US20200204183A1 (en) | 2020-06-25 |
| WO2020139593A1 (en) | 2020-07-02 |
| EP3900191B1 (en) | 2025-07-09 |
| EP3900191A1 (en) | 2021-10-27 |
| CN112840570B (zh) | 2024-03-08 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6608511B1 (en) | Charge-pump phase-locked loop circuit with charge calibration | |
| US6710665B2 (en) | Phase-locked loop with conditioned charge pump output | |
| US7868808B2 (en) | Phase-locked loop circuitry using charge pumps with current mirror circuitry | |
| US10389371B1 (en) | Phase locked loop with switched-component loop filter | |
| JP6450825B2 (ja) | スプリアス相殺を備えた統合された位相ロック及び乗算遅延ロックループ | |
| US20110109354A1 (en) | Automatic control of clock duty cycle | |
| JP4539977B2 (ja) | 容量性チャージ・ポンプ | |
| CN101855831A (zh) | 快速切换低噪声电荷泵 | |
| US7701271B1 (en) | High linearity charge pump method and apparatus | |
| US7696831B2 (en) | Phase locked loop and method for controlling the same | |
| US20040135640A1 (en) | Phase-locked loop with conditioned charge pump output | |
| US7719331B2 (en) | PLL circuit | |
| US12273117B2 (en) | Low noise phase lock loop (PLL) circuit | |
| US7292078B2 (en) | Phase locked loop integrated circuits having fast locking characteristics and methods of operating same | |
| US8344812B2 (en) | Loop filter and voltage controlled oscillator for a phase-locked loop | |
| CN114301451B (zh) | 锁相环电路、控制方法、电荷泵及芯片 | |
| CN112840570B (zh) | 用于锁相环路的环路滤波器 | |
| TWI690141B (zh) | 電荷泵和鎖相環 | |
| JPH08102643A (ja) | 可変遅延回路及びこれを使用したリング発振回路並びにこれを使用したpll回路 | |
| TWI637601B (zh) | 頻帶選擇時脈資料回復電路以及相關方法 | |
| US9432027B1 (en) | Power generating circuit, frequency generating circuit and frequency control system | |
| TWI657664B (zh) | 電路開關的二階段開關方法 | |
| US5627496A (en) | PLL and phase detection circuit therefor | |
| JP4653000B2 (ja) | プリスケーラ及びバッファ | |
| CN114421959A (zh) | 一种增益可调的压控振荡器及锁相环电路 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A821 Effective date: 20210623 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20220208 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20221210 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20221210 |
|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20231128 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20231219 |
|
| A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20240319 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20240509 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20240611 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20240617 |