JP7038534B2 - Manufacturing method of molded circuit parts and molded circuit parts - Google Patents

Manufacturing method of molded circuit parts and molded circuit parts Download PDF

Info

Publication number
JP7038534B2
JP7038534B2 JP2017236103A JP2017236103A JP7038534B2 JP 7038534 B2 JP7038534 B2 JP 7038534B2 JP 2017236103 A JP2017236103 A JP 2017236103A JP 2017236103 A JP2017236103 A JP 2017236103A JP 7038534 B2 JP7038534 B2 JP 7038534B2
Authority
JP
Japan
Prior art keywords
conductive wiring
wiring portion
molded circuit
main body
plating
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2017236103A
Other languages
Japanese (ja)
Other versions
JP2019106394A (en
Inventor
建二郎 神野
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Olympus Corp
Original Assignee
Olympus Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Olympus Corp filed Critical Olympus Corp
Priority to JP2017236103A priority Critical patent/JP7038534B2/en
Priority to PCT/JP2018/039561 priority patent/WO2019111573A1/en
Publication of JP2019106394A publication Critical patent/JP2019106394A/en
Application granted granted Critical
Publication of JP7038534B2 publication Critical patent/JP7038534B2/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/10Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern
    • H05K3/18Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern using precipitation techniques to apply the conductive material

Description

本発明は、成型回路部品の製造方法および成型回路部品に関する。 The present invention relates to a method for manufacturing a molded circuit component and a molded circuit component.

近年、携帯電話等の電子機器や内視鏡等の医療装置において、小型化および多機能化に伴って筐体内や筐体外に回路基板を収容することが求められている。例えば、立体基板上に回路と部品実装部とを形成した立体回路基板(MID)が知られている(例えば特許文献1参照)。この技術では、部品実装部が開口するようにソルダーレジストを形成し、この部品実装部に半田にて電子部品を実装することで立体回路基板(MID)を製造する。 In recent years, in electronic devices such as mobile phones and medical devices such as endoscopes, it is required to accommodate a circuit board inside or outside a housing due to miniaturization and multifunctionality. For example, a three-dimensional circuit board (MID) in which a circuit and a component mounting portion are formed on a three-dimensional substrate is known (see, for example, Patent Document 1). In this technique, a solder resist is formed so that a component mounting portion opens, and an electronic component is mounted on the component mounting portion by soldering to manufacture a three-dimensional circuit board (MID).

また、成型部品の製造方法として、無電解鍍金用触媒が含有される成型材料で所定形状に成型した成型品の表面に、レジストコート膜を形成し、成型品にレーザを照射してレーザ照射部位でレジストコート膜を除去しつつ、同時に成型品表面を切削及び粗面化した後、成型品のレーザ照射部位に無電解鍍金を施すことで、成型品に金属パターンが形成された成型部品を製造する技術が知られている(例えば特許文献2参照)。 In addition, as a method for manufacturing molded parts, a resist coat film is formed on the surface of a molded product molded into a predetermined shape with a molding material containing a catalyst for electroless plating, and the molded product is irradiated with a laser to irradiate a laser irradiation site. While removing the resist coat film with, the surface of the molded product is cut and roughened at the same time, and then electroless plating is applied to the laser irradiation site of the molded product to manufacture molded parts with a metal pattern formed on the molded product. (See, for example, Patent Document 2).

特開2016-139832号公報Japanese Unexamined Patent Publication No. 2016-139832 特開平11-6073号公報Japanese Unexamined Patent Publication No. 11-6073

ところで、立体構造の成型回路部品は、平板のプリント配線板のように導電配線をソルダーレジストで被覆することが難しく、導電配線の絶縁性の確保、防食、半田の広がりを抑制することが困難である。このため、従来の成型回路部品では、ディッピング方式やスプレーコート方式等を用いて立体構造の成型品へのレジスト膜の形成が行われているが、部品の半田受けおよび外部機器との電気的な接続を行うための接点部が必要となるため、選択的に形成する必要がある。 By the way, in a molded circuit component having a three-dimensional structure, it is difficult to cover the conductive wiring with a solder resist like a printed wiring board of a flat plate, and it is difficult to secure the insulating property of the conductive wiring, prevent corrosion, and suppress the spread of solder. be. For this reason, in conventional molded circuit parts, a resist film is formed on a molded product having a three-dimensional structure by using a dipping method, a spray coating method, or the like. Since a contact portion for making a connection is required, it is necessary to selectively form the contact portion.

しかしながら、上述した特許文献1では、スプレー塗布により全面にレジスト膜を形成した後に、露光および現像を行うことによって選択的に部品実装部を開口させているため、立体形状が複雑なものでは露光することができないという問題点があった。 However, in the above-mentioned Patent Document 1, since the component mounting portion is selectively opened by performing exposure and development after forming a resist film on the entire surface by spray coating, exposure is performed if the three-dimensional shape is complicated. There was a problem that it could not be done.

また、上述した特許文献2では、成型品の全面にレジスト膜を形成してレーザおよび鍍金加工を行うことによって配線を形成しているため、配線上をレジストで被覆していないことで、外部との絶縁性が確保することができないうえ、半田の広がりを抑制することができないという問題点があった。 Further, in Patent Document 2 described above, since the wiring is formed by forming a resist film on the entire surface of the molded product and performing laser and plating processing, the wiring is not covered with the resist, so that the wiring is external to the outside. In addition to being unable to secure the insulating property of the solder, there is a problem that the spread of the solder cannot be suppressed.

本発明は、上記に鑑みてなされたものであって、立体形状が複雑なものであっても、導電配線の絶縁性の確保、防食および半田の広がりを抑制することができる成型回路部品の製造方法および成型回路部品を提供することを目的とする。 The present invention has been made in view of the above, and even if the three-dimensional shape is complicated, the present invention is to manufacture a molded circuit component capable of ensuring the insulating property of the conductive wiring, preventing corrosion, and suppressing the spread of solder. It is an object of the present invention to provide a method and a molded circuit component.

上述した課題を解決し、目的を達成するために、本発明に係る成型回路部品の製造方法は、鍍金用触媒が混錬された樹脂で形成され、立体構造をなす本体部に対して、第1のレーザ照射で前記本体部の表面を活性化させる第1のレーザ工程と、無電解鍍金を行うことで第1の導電配線部を形成する第1の鍍金工程と、少なくとも前記第1の導電配線部を含むように略全体にレジスト層を形成するレジスト工程と、第2のレーザ照射により前記レジスト層の一部を除去すると同時に前記本体部の表面を活性化させる第2のレーザ工程と、無電解鍍金を行うことで第2の導電配線部を形成する第2の鍍金工程と、を含むことを特徴とする。 In order to solve the above-mentioned problems and achieve the object, the method for manufacturing a molded circuit component according to the present invention is the first method for a main body having a three-dimensional structure in which a plating catalyst is formed of a kneaded resin. A first laser step of activating the surface of the main body by one laser irradiation, a first plating step of forming a first conductive wiring portion by performing electroless plating, and at least the first conductivity. A resist step of forming a resist layer substantially entirely including a wiring portion, and a second laser step of removing a part of the resist layer by a second laser irradiation and at the same time activating the surface of the main body portion. It is characterized by including a second plating step of forming a second conductive wiring portion by performing electroless plating.

また、本発明に係る成型回路部品の製造方法は、上記発明において、前記第2のレーザ照射は、少なくとも前記第1の導電配線部の一部を含むように前記第1の導電配線部をオーバラップして照射することを特徴とする。 Further, in the method for manufacturing a molded circuit component according to the present invention, in the above invention, the second laser irradiation exceeds the first conductive wiring portion so as to include at least a part of the first conductive wiring portion. It is characterized by wrapping and irradiating.

また、本発明に係る成型回路部品は、鍍金用触媒が混錬された樹脂で形成され、立体構造をなす本体部と、前記本体部の表面に設けられてなる第1の導電配線部と、前記第1の導電配線部の一部に開口部を有し、前記本体部の表面および前記第1の導電配線部に設けられてなるレジスト部と、前記開口部に設けられ、前記第1の導電配線部に当接して設けられてなる第2の導電配線部と、を備える。 Further, the molded circuit component according to the present invention includes a main body portion formed of a resin in which a plating catalyst is kneaded and having a three-dimensional structure, and a first conductive wiring portion provided on the surface of the main body portion. A resist portion having an opening in a part of the first conductive wiring portion and provided on the surface of the main body portion and the first conductive wiring portion, and a resist portion provided in the opening portion, the first one. A second conductive wiring portion provided in contact with the conductive wiring portion is provided.

本発明によれば、立体形状が複雑なものであっても、導電配線の絶縁性確保、防食および半田の広がりを抑制することができるという効果を奏する。 According to the present invention, even if the three-dimensional shape is complicated, it is possible to secure the insulating property of the conductive wiring, prevent corrosion, and suppress the spread of solder.

図1は、本発明の実施の形態1に係る成型回路部品の概略構成を示す模式図である。FIG. 1 is a schematic diagram showing a schematic configuration of a molded circuit component according to the first embodiment of the present invention. 図2は、本発明の実施の形態1に係る成型回路部品の概略構成を示す上面図である。FIG. 2 is a top view showing a schematic configuration of a molded circuit component according to the first embodiment of the present invention. 図3は、図2のIII-III線断面図である。FIG. 3 is a cross-sectional view taken along the line III-III of FIG. 図4は、本発明の実施の形態1に係る成型回路部品の製造工程を説明するフローチャートである。FIG. 4 is a flowchart illustrating a manufacturing process of a molded circuit component according to the first embodiment of the present invention. 図5Aは、本発明の実施の形態1に係る成型回路部品の工程を説明する模式図である。FIG. 5A is a schematic diagram illustrating a process of a molded circuit component according to the first embodiment of the present invention. 図5Bは、本発明の実施の形態1に係る成型回路部品の工程を説明する模式図である。FIG. 5B is a schematic diagram illustrating a process of a molded circuit component according to the first embodiment of the present invention. 図5Cは、本発明の実施の形態1に係る成型回路部品の工程を説明する模式図である。FIG. 5C is a schematic diagram illustrating a process of a molded circuit component according to the first embodiment of the present invention. 図5Dは、本発明の実施の形態1に係る成型回路部品の工程を説明する模式図である。FIG. 5D is a schematic diagram illustrating a process of a molded circuit component according to the first embodiment of the present invention. 図5Eは、本発明の実施の形態1に係る成型回路部品の工程を説明する模式図である。FIG. 5E is a schematic diagram illustrating a process of a molded circuit component according to the first embodiment of the present invention. 図5Fは、本発明の実施の形態1に係る成型回路部品の工程を説明する模式図である。FIG. 5F is a schematic diagram illustrating a process of a molded circuit component according to the first embodiment of the present invention. 図6は、本発明の実施の形態2に係る成型回路部品の部分断面図である。FIG. 6 is a partial cross-sectional view of a molded circuit component according to the second embodiment of the present invention. 図7Aは、本発明の実施の形態2に係る成型回路部品の工程を説明する断面図である。FIG. 7A is a cross-sectional view illustrating the process of the molded circuit component according to the second embodiment of the present invention. 図7Bは、本発明の実施の形態2に係る成型回路部品の工程を説明する断面図である。FIG. 7B is a cross-sectional view illustrating the process of the molded circuit component according to the second embodiment of the present invention. 図7Cは、本発明の実施の形態2に係る成型回路部品の工程を説明する断面図である。FIG. 7C is a cross-sectional view illustrating the process of the molded circuit component according to the second embodiment of the present invention. 図8は、本発明のその他の形態に係る成型回路部品の部分断面図である。FIG. 8 is a partial cross-sectional view of a molded circuit component according to another embodiment of the present invention.

以下、本発明を実施するための形態を図面とともに詳細に説明する。なお、以下の実施の形態により本発明が限定されるものではない。また、以下の説明において参照する各図は、本発明の内容を理解でき得る程度に形状、大きさ、および位置関係を概略的に示してあるに過ぎない。即ち、本発明は、各図で例示された形状、大きさおよび位置関係のみに限定されるものではない。さらに、以下の説明では、内視鏡等の先端部の医療装置に用いられる成型回路部品を例に説明する。 Hereinafter, embodiments for carrying out the present invention will be described in detail together with drawings. The present invention is not limited to the following embodiments. In addition, each figure referred to in the following description merely schematically shows the shape, size, and positional relationship to the extent that the content of the present invention can be understood. That is, the present invention is not limited to the shapes, sizes, and positional relationships exemplified in each figure. Further, in the following description, a molded circuit component used for a medical device at the tip of an endoscope or the like will be described as an example.

(実施の形態1)
〔成型回路部品の構成〕
図1は、本発明の実施の形態1に係る成型回路部品の概略構成を示す模式図である。図2は、本発明の実施の形態1に係る成型回路部品の概略構成を示す上面図である。図3は、図2のIII-III線断面図である。
(Embodiment 1)
[Composition of molded circuit parts]
FIG. 1 is a schematic diagram showing a schematic configuration of a molded circuit component according to the first embodiment of the present invention. FIG. 2 is a top view showing a schematic configuration of a molded circuit component according to the first embodiment of the present invention. FIG. 3 is a cross-sectional view taken along the line III-III of FIG.

図1~図3に示す成型回路部品1は、鍍金用触媒が混錬された樹脂で形成され、テーパ状の立体構造をなす本体部2と、本体部2の表面に設けられてなる第1の導電配線部3と、第1の導電配線部3の一部に開口部31を有し、本体部2の表面および第1の導電配線部3に設けられてなるレジスト層4と、開口部31に設けられ、第1の導電配線部3に当接して設けられてなる第2の導電配線部5と、を備える。 The molded circuit component 1 shown in FIGS. 1 to 3 is a first main body portion 2 formed of a resin in which a plating catalyst is kneaded and having a tapered three-dimensional structure, and a first main body portion 2 provided on the surface of the main body portion 2. The conductive wiring portion 3 of the above, and the resist layer 4 having an opening 31 in a part of the first conductive wiring portion 3 and provided on the surface of the main body portion 2 and the first conductive wiring portion 3, and the opening portion. A second conductive wiring portion 5 provided in 31 and provided in contact with the first conductive wiring portion 3 is provided.

〔成型回路部品の製造方法〕
次に、成型回路部品1の製造方法について説明する。
図4は、成型回路部品1の製造工程を説明するフローチャートである。図5A~図5Fは、成型回路部品1の各工程を説明する模式図である。
[Manufacturing method of molded circuit parts]
Next, a method of manufacturing the molded circuit component 1 will be described.
FIG. 4 is a flowchart illustrating a manufacturing process of the molded circuit component 1. 5A to 5F are schematic views illustrating each process of the molded circuit component 1.

図4に示すように、まず、鍍金用触媒が混錬された樹脂で形成され、立体構造をなす本体部2に対して、第1のレーザ照射で本体部2の表面を活性化させる第1のレーザ工程を実行する(ステップS101)。具体的には、レーザ光L100は、本体部2の回路形成部分に照射される。これにより、図5Aおよび図5Bに示すように、レーザ照射された本体部2の表面は、わずかに除去されるとともに、樹脂材料に混錬された鍍金用触媒が活性化されて、鍍金可能となる(図5A→図5B)。 As shown in FIG. 4, first, the plating catalyst is formed of a kneaded resin, and the surface of the main body 2 is activated by the first laser irradiation with respect to the main body 2 having a three-dimensional structure. (Step S101). Specifically, the laser beam L100 irradiates the circuit forming portion of the main body portion 2. As a result, as shown in FIGS. 5A and 5B, the surface of the main body 2 irradiated with the laser is slightly removed, and the plating catalyst kneaded with the resin material is activated to enable plating. (Fig. 5A → Fig. 5B).

続いて、本体部2に無電解鍍金を行うことで第1の導電配線部3を形成する第1の鍍金工程を実行する(ステップS102)。具体的には、無電解鍍金は、例えば第1の導電配線部3を銅被膜で形成する場合、本体部2を無電解銅鍍金液に浸漬することにより行う。これにより、図5Bおよび図5Cに示すように、レーザ照射された本体部2の表面には、第1の導電配線部3が形成される。 Subsequently, the first plating step of forming the first conductive wiring portion 3 by performing electroless plating on the main body portion 2 is executed (step S102). Specifically, the electroless plating is performed, for example, when the first conductive wiring portion 3 is formed of a copper coating, the main body portion 2 is immersed in an electroless copper plating solution. As a result, as shown in FIGS. 5B and 5C, the first conductive wiring portion 3 is formed on the surface of the main body portion 2 irradiated with the laser.

その後、少なくとも第1の導電配線部3を含むように略全体にレジスト層4を形成するレジスト工程を実行する(ステップS103)。具体的には、レジスト層4は、ディップまたはスプレー等によってレジスト樹脂を塗布する。これにより、図5Cおよび図5Dに示すように、第1の導電配線部3を含むように全体にレジスト層4が形成される。 After that, a resist step of forming the resist layer 4 so as to include at least the first conductive wiring portion 3 is executed (step S103). Specifically, the resist layer 4 is coated with a resist resin by dipping or spraying. As a result, as shown in FIGS. 5C and 5D, the resist layer 4 is formed as a whole so as to include the first conductive wiring portion 3.

続いて、第2のレーザ照射によりレジスト層4の一部を除去すると同時に本体部2の表面を活性化させる第2のレーザ工程を実行する(ステップS104)。具体的には、図5Dおよび図5Eに示すように、レーザ光は、本体部2の第2の導電配線部5を形成する部分であるレジスト層4に開口部31を設けるように照射される。この場合、レーザ照射された本体部2の開口部31は、わずかに除去されるとともに、樹脂材料に混錬された鍍金用触媒が活性化されて、鍍金可能となる。 Subsequently, a second laser step of removing a part of the resist layer 4 by the second laser irradiation and at the same time activating the surface of the main body 2 is executed (step S104). Specifically, as shown in FIGS. 5D and 5E, the laser beam is irradiated so as to provide an opening 31 in the resist layer 4, which is a portion of the main body 2 that forms the second conductive wiring portion 5. .. In this case, the opening 31 of the main body 2 irradiated with the laser is slightly removed, and the plating catalyst kneaded with the resin material is activated to enable plating.

その後、無電解鍍金を行うことで第2の導電配線部5を形成する第2の鍍金工程を実行する(ステップS105)。具体的には、無電解鍍金は、例えば第2の導電配線部5を銅被膜で形成する場合、本体部2を無電解銅鍍金液に浸漬することにより行う。これにより、図5Eおよび図5Fに示すように、レーザ照射された本体部2の開口部31には、第2の導電配線部5が形成される。 After that, the second plating step of forming the second conductive wiring portion 5 by performing electroless plating is executed (step S105). Specifically, the electroless plating is performed, for example, when the second conductive wiring portion 5 is formed of a copper coating, the main body portion 2 is immersed in an electroless copper plating solution. As a result, as shown in FIGS. 5E and 5F, a second conductive wiring portion 5 is formed in the opening portion 31 of the main body portion 2 irradiated with the laser.

以上説明した本発明の実施の形態1によれば、立体形状が複雑なものであっても、第1の導電配線部3の絶縁性の確保、防食および半田の広がり抑制することができる。 According to the first embodiment of the present invention described above, even if the three-dimensional shape is complicated, it is possible to secure the insulating property of the first conductive wiring portion 3, prevent corrosion, and suppress the spread of solder.

また、本発明の実施の形態1によれば、第1の導電配線部3をレジスト層4で被覆しながら、部品実装部、外部機器との接続部を選択的に形成することができる。 Further, according to the first embodiment of the present invention, the component mounting portion and the connection portion with the external device can be selectively formed while covering the first conductive wiring portion 3 with the resist layer 4.

さらに、本発明の実施の形態1によれば、レーザ光を用いることによって、露光ではできない複雑な立体形状であっても容易に対応することができるので、露光マスクの作製も不要となる。この結果、現像工程を省略することができるため、製造も簡易となり、コストダウンを行うことができる。 Further, according to the first embodiment of the present invention, by using the laser beam, it is possible to easily deal with a complicated three-dimensional shape that cannot be exposed by exposure, so that it is not necessary to manufacture an exposure mask. As a result, since the developing process can be omitted, the manufacturing can be simplified and the cost can be reduced.

さらにまた、本発明の実施の形態1によれば、レジスト層4の開口部31の領域と部品実装部(第2の導電配線部5)の領域とを同じ大きさにすることができるので、配線密度を高めることができる。 Furthermore, according to the first embodiment of the present invention, the region of the opening 31 of the resist layer 4 and the region of the component mounting portion (second conductive wiring portion 5) can be made the same size. The wiring density can be increased.

(実施の形態2)
次に、本発明の実施の形態2について説明する。本実施の形態2に係る成型回路部品に形成された第1の導電配線部の一部がレジスト層から露出している。このため、以下においては、本実施の形態2に係る成型回路部品の構成を説明した後に、本実施の形態2に係る成型回路部品の製造方法について説明する。なお、上述した実施の形態1に係る成型回路部品1と同一の構成には同一の符号を付して説明を省略する。
(Embodiment 2)
Next, Embodiment 2 of the present invention will be described. A part of the first conductive wiring portion formed in the molded circuit component according to the second embodiment is exposed from the resist layer. Therefore, in the following, after explaining the configuration of the molded circuit component according to the second embodiment, the manufacturing method of the molded circuit component according to the second embodiment will be described. The same components as those of the molded circuit component 1 according to the first embodiment described above are designated by the same reference numerals, and the description thereof will be omitted.

〔成型回路部品の構成〕
図6は、本実施の形態2に係る成型回路部品の部分断面図である。図6に示す成型回路部品1aは、第1の導電配線部3の一部がレジスト層4から露出する露出部32を有する。露出部32は、第2の導電配線部5と当接する部分から所定の距離(長さ)だけレジスト層4から露出して形成される。
[Composition of molded circuit parts]
FIG. 6 is a partial cross-sectional view of the molded circuit component according to the second embodiment. The molded circuit component 1a shown in FIG. 6 has an exposed portion 32 in which a part of the first conductive wiring portion 3 is exposed from the resist layer 4. The exposed portion 32 is formed by being exposed from the resist layer 4 by a predetermined distance (length) from the portion in contact with the second conductive wiring portion 5.

〔成型回路部品の製造方法〕
次に、成型回路部品1aの製造方法について説明する。成型回路部品1aは、上述した実施の形態1に係る製造工程と同様の工程を実行し、第2のレーザ工程のみ異なる。このため、以下においては、第2のレーザ工程のみ説明する。図7A~図7Cは、成型回路部品1aの各工程を説明する断面図である。
[Manufacturing method of molded circuit parts]
Next, a method of manufacturing the molded circuit component 1a will be described. The molded circuit component 1a executes the same process as the manufacturing process according to the first embodiment described above, and differs only in the second laser process. Therefore, in the following, only the second laser process will be described. 7A to 7C are cross-sectional views illustrating each process of the molded circuit component 1a.

図7Aおよび図7Bに示すように、第2のレーザ照射によりレジスト層4の一部を除去すると同時に本体部2の表面を活性化させる。この場合において、第2のレーザ照射は、少なくとも第1の導電配線部3の一部を含むように第1の導電配線部3をオーバラップして所定の距離D1だけレジスト層4を照射する。 As shown in FIGS. 7A and 7B, a part of the resist layer 4 is removed by the second laser irradiation, and at the same time, the surface of the main body 2 is activated. In this case, the second laser irradiation overlaps the first conductive wiring portion 3 so as to include at least a part of the first conductive wiring portion 3 and irradiates the resist layer 4 for a predetermined distance D1.

その後、図7Cに示すように、無電解鍍金を行うことで第2の導電配線部5を形成する第2の鍍金工程を実行する。この場合、無電解鍍金が第1の導電配線部3の露出面に浸漬
する。これにより、第1の導電配線部3および第2の導電配線部5が確実に電気的に接続されるので、配線同士の断線を防止することができるうえ、歩留まりおよび品質を向上させることができる。
After that, as shown in FIG. 7C, the second plating step of forming the second conductive wiring portion 5 is executed by performing electroless plating. In this case, the electroless plating is immersed in the exposed surface of the first conductive wiring portion 3. As a result, since the first conductive wiring portion 3 and the second conductive wiring portion 5 are reliably and electrically connected, it is possible to prevent disconnection between the wirings and improve the yield and quality. ..

以上説明した本発明の実施の形態2によれば、第2のレーザ工程において、第2のレーザ照射を少なくとも第1の導電配線部3の一部を含むように第1の導電配線部3をオーバラップして所定の距離D1だけレジスト層4を照射するので、配線同士の断線を防止することができるうえ、歩留まりおよび品質を向上させることができる。 According to the second embodiment of the present invention described above, in the second laser step, the first conductive wiring portion 3 is provided so that the second laser irradiation includes at least a part of the first conductive wiring portion 3. Since the resist layer 4 is irradiated with the resist layer 4 for a predetermined distance D1 in an overlapping manner, it is possible to prevent disconnection between the wirings and improve the yield and quality.

(その他の実施の形態)
上述した実施の形態1,2では、第1の導電配線部3と第2の導電配線部5とを当接させていたが、例えば第1の導電配線部3と第2の導電配線部5との間を他の部材で接続してもよい。例えば、図8の成型回路部品1bに示すように、第1の導電配線部3と第2の導電配線部5との間を半田やバンプ等の接続部材6によって接続してもよい。
(Other embodiments)
In the first and second embodiments described above, the first conductive wiring portion 3 and the second conductive wiring portion 5 are brought into contact with each other. For example, the first conductive wiring portion 3 and the second conductive wiring portion 5 are brought into contact with each other. It may be connected to and from by another member. For example, as shown in the molded circuit component 1b of FIG. 8, the first conductive wiring portion 3 and the second conductive wiring portion 5 may be connected by a connecting member 6 such as a solder or a bump.

また、本発明の実施の形態1,2に開示されている複数の構成要素を適宜組み合わせることによって、種々の発明を形成することができる。例えば、上述した本発明の実施の形態1,2に記載した全構成要素からいくつかの構成要素を削除してもよい。さらに、上述した本発明の実施の形態1,2で説明した構成要素を適宜組み合わせてもよい。 In addition, various inventions can be formed by appropriately combining the plurality of components disclosed in the first and second embodiments of the present invention. For example, some components may be deleted from all the components described in the above-described first and second embodiments of the present invention. Further, the components described in the above-described first and second embodiments of the present invention may be appropriately combined.

また、本発明の実施の形態1,2では、上述してきた「部」や「層」は、「手段」や「回路」などに読み替えることができる。例えば、第1の導電配線部は、第1の導電配線手段や第1の導電配線回路に読み替えることができる。 Further, in the first and second embodiments of the present invention, the above-mentioned "part" and "layer" can be read as "means" and "circuit". For example, the first conductive wiring portion can be read as a first conductive wiring means or a first conductive wiring circuit.

なお、本明細書におけるフローチャートの説明では、「まず」、「その後」、「続いて」等の表現を用いてステップ間の工程の前後関係を明示していたが、本発明を実施するために必要な工程の順序は、それらの表現によって一意的に定められるわけではない。即ち、本明細書で記載したフローチャートにおける工程の順序は、矛盾のない範囲で変更することができる。 In the description of the flowchart in the present specification, the context of the steps between the steps is clarified by using expressions such as "first", "after", and "continued", but in order to carry out the present invention. The order of the required steps is not uniquely defined by those representations. That is, the order of the processes in the flowchart described in the present specification can be changed within a consistent range.

以上、本願の実施の形態のいくつかを図面に基づいて詳細に説明したが、これらは例示であり、本発明の開示の欄に記載の態様を始めとして、当業者の知識に基づいて種々の変形、改良を施した他の形態で本発明を実施することが可能である。 Although some of the embodiments of the present application have been described in detail with reference to the drawings, these are examples, and various embodiments are described based on the knowledge of those skilled in the art, including the embodiments described in the disclosure column of the present invention. It is possible to carry out the present invention in another modified or improved form.

1,1a,1b 成型回路部品
2 本体部
3 第1の導電配線部
4 レジスト層
5 第2の導電配線部
6 接続部材
31 開口部
32 露出部
1,1a, 1b Molded circuit parts 2 Main body part 3 First conductive wiring part 4 Resist layer 5 Second conductive wiring part 6 Connection member 31 Opening part 32 Exposed part

Claims (3)

成型回路部品の製造方法であって、
鍍金用触媒が混錬された樹脂で形成され、立体構造をなす本体部に対して、第1のレーザ照射で前記本体部の表面を活性化させる第1のレーザ工程と、
無電解鍍金を行うことで立体的に第1の導電配線部を形成する第1の鍍金工程と、
少なくとも前記第1の導電配線部を含むように略全体にレジスト層を形成するレジスト工程と、
第2のレーザ照射により前記レジスト層の一部を除去して前記樹脂表面を露出させると同時に前記本体部の表面を活性化させる第2のレーザ工程と、
前記第2のレーザ工程でレジスト層を除去した領域に無電解鍍金を行うことで第2の導電配線部を形成する第2の鍍金工程と、
を含むことを特徴とする成型回路部品の製造方法。
It is a manufacturing method of molded circuit parts.
The first laser step of activating the surface of the main body portion by irradiating the main body portion having a three-dimensional structure with the plating catalyst formed of the kneaded resin by the first laser irradiation.
The first plating process of forming the first conductive wiring part three-dimensionally by performing electroless plating, and
A resist step of forming a resist layer on substantially the entire surface so as to include at least the first conductive wiring portion.
A second laser step of removing a part of the resist layer by the second laser irradiation to expose the resin surface and at the same time activating the surface of the main body portion.
The second plating step of forming the second conductive wiring portion by performing electroless plating on the region from which the resist layer was removed in the second laser step, and the second plating step.
A method for manufacturing a molded circuit component, which comprises.
前記第2のレーザ照射は、少なくとも前記第1の導電配線部の一部を含むように前記第1の導電配線部をオーバラップして照射することを特徴とする請求項1に記載の成型回路部品の製造方法。 The molding circuit according to claim 1, wherein the second laser irradiation overlaps and irradiates the first conductive wiring portion so as to include at least a part of the first conductive wiring portion. How to manufacture parts. 鍍金用触媒が混錬された樹脂で形成され、立体構造をなす本体部と、
前記本体部の表面に立体的に設けられてなる第1の導電配線部と、
前記第1の導電配線部の一部に開口部を有し、前記本体部の表面および前記第1の導電配線部に設けられてなるレジスト部と、
前記開口部に設けられ、前記第1の導電配線部に当接して設けられてなる第2の導電配線部と、
を備え、
請求項1または2に記載の製造方法で製造されることを特徴とする成型回路部品。
The main body, which is made of smelted resin and has a three-dimensional structure, and the catalyst for plating
A first conductive wiring portion three-dimensionally provided on the surface of the main body portion,
A resist portion having an opening in a part of the first conductive wiring portion and provided on the surface of the main body portion and the first conductive wiring portion.
A second conductive wiring portion provided in the opening and provided in contact with the first conductive wiring portion, and a second conductive wiring portion.
Equipped with
A molded circuit component manufactured by the manufacturing method according to claim 1 or 2 .
JP2017236103A 2017-12-08 2017-12-08 Manufacturing method of molded circuit parts and molded circuit parts Active JP7038534B2 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP2017236103A JP7038534B2 (en) 2017-12-08 2017-12-08 Manufacturing method of molded circuit parts and molded circuit parts
PCT/JP2018/039561 WO2019111573A1 (en) 2017-12-08 2018-10-24 Method for manufacturing molded circuit component and molded circuit component

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2017236103A JP7038534B2 (en) 2017-12-08 2017-12-08 Manufacturing method of molded circuit parts and molded circuit parts

Publications (2)

Publication Number Publication Date
JP2019106394A JP2019106394A (en) 2019-06-27
JP7038534B2 true JP7038534B2 (en) 2022-03-18

Family

ID=66751490

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2017236103A Active JP7038534B2 (en) 2017-12-08 2017-12-08 Manufacturing method of molded circuit parts and molded circuit parts

Country Status (2)

Country Link
JP (1) JP7038534B2 (en)
WO (1) WO2019111573A1 (en)

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2013144767A (en) 2011-03-18 2013-07-25 Mitsubishi Engineering Plastics Corp Thermoplastic resin composition, resin molding, and process for producing resin molding having plating layer attached thereto

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3424526B2 (en) * 1997-10-23 2003-07-07 松下電器産業株式会社 Electronic component mounting method

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2013144767A (en) 2011-03-18 2013-07-25 Mitsubishi Engineering Plastics Corp Thermoplastic resin composition, resin molding, and process for producing resin molding having plating layer attached thereto

Also Published As

Publication number Publication date
JP2019106394A (en) 2019-06-27
WO2019111573A1 (en) 2019-06-13

Similar Documents

Publication Publication Date Title
CN107424981B (en) Electronic circuit module and method for manufacturing the same
JP4811520B2 (en) Semiconductor device substrate manufacturing method, semiconductor device manufacturing method, semiconductor device substrate, and semiconductor device
JP4866812B2 (en) Wiring circuit board connection structure
JP2014033169A (en) Manufacturing method of printed circuit board
KR100890217B1 (en) Method for manufacturing pcb
US20130192877A1 (en) Wiring board and method for manufacturing wiring board
JP7038534B2 (en) Manufacturing method of molded circuit parts and molded circuit parts
JP2016012702A (en) Print circuit board balancing wettability and anticorrosion of solder coat and manufacturing method of the same
TW201315304A (en) Printed circuit board and method of manufacturing the same
US20160183383A1 (en) Method for Contacting and Rewiring an Electronic Component Embedded into a Printed Circuit Board
JP2015056561A (en) Printed wiring board and manufacturing method of the same
JP2009135452A (en) Device mounting board, semiconductor module, and mobile device
JP2005354030A (en) Manufacturing method of circuit board
TW201625081A (en) Micro-aperture conductive via structure of flexible circuit board and manufacturing method thereof
JP2015532010A (en) Method and structure for forming conductive pads on a printed circuit board using zero undercut technology
KR20160107435A (en) Manufacturing method of printed circuit board
KR20140029241A (en) Printed wiring board and method for manufacturing printed wiring board
JP4705972B2 (en) Printed wiring board and manufacturing method thereof
JP2005032931A (en) Substrate, manufacturing method thereof, and electronic circuit device
JP2000114412A (en) Manufacture of circuit board
TWI484880B (en) Method for forming printed circuit board
JP2009099929A (en) Printed circuit board
TWI496261B (en) Electical device package structure and method of fabricating the same
TWI477212B (en) Rigid and flexible composite circuit board and manufacturing metodh thereof
KR20030075824A (en) The fabrication method of printed circuit board for semiconductor package having tailless pattern

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20200612

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20210810

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20210924

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20220222

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20220308

R151 Written notification of patent or utility model registration

Ref document number: 7038534

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R151