JP6803859B2 - イベント発生装置 - Google Patents
イベント発生装置 Download PDFInfo
- Publication number
- JP6803859B2 JP6803859B2 JP2017565127A JP2017565127A JP6803859B2 JP 6803859 B2 JP6803859 B2 JP 6803859B2 JP 2017565127 A JP2017565127 A JP 2017565127A JP 2017565127 A JP2017565127 A JP 2017565127A JP 6803859 B2 JP6803859 B2 JP 6803859B2
- Authority
- JP
- Japan
- Prior art keywords
- event
- task
- generator
- interrupt
- register
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/10—Program control for peripheral devices
- G06F13/102—Program control for peripheral devices where the programme performs an interfacing function, e.g. device driver
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
- G06F13/24—Handling requests for interconnection or transfer for access to input/output bus using interrupt
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
- G06F13/24—Handling requests for interconnection or transfer for access to input/output bus using interrupt
- G06F13/26—Handling requests for interconnection or transfer for access to input/output bus using interrupt with priority control
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/46—Multiprogramming arrangements
- G06F9/54—Interprogram communication
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/46—Multiprogramming arrangements
- G06F9/54—Interprogram communication
- G06F9/542—Event management; Broadcasting; Multicasting; Notifications
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Software Systems (AREA)
- Multimedia (AREA)
- Microcomputers (AREA)
- Bus Control (AREA)
- Programmable Controllers (AREA)
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| GB1510597.6A GB2540341B (en) | 2015-06-16 | 2015-06-16 | Event generating unit |
| GB1510597.6 | 2015-06-16 | ||
| PCT/GB2016/051310 WO2016203193A1 (en) | 2015-06-16 | 2016-05-06 | Event generating unit |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2018518773A JP2018518773A (ja) | 2018-07-12 |
| JP2018518773A5 JP2018518773A5 (enExample) | 2019-06-06 |
| JP6803859B2 true JP6803859B2 (ja) | 2020-12-23 |
Family
ID=53784844
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2017565127A Expired - Fee Related JP6803859B2 (ja) | 2015-06-16 | 2016-05-06 | イベント発生装置 |
Country Status (8)
| Country | Link |
|---|---|
| US (1) | US10515024B2 (enExample) |
| EP (1) | EP3311289B1 (enExample) |
| JP (1) | JP6803859B2 (enExample) |
| KR (1) | KR20180017178A (enExample) |
| CN (1) | CN107690631B (enExample) |
| GB (2) | GB2541133B (enExample) |
| TW (1) | TWI695266B (enExample) |
| WO (1) | WO2016203193A1 (enExample) |
Families Citing this family (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| GB201801572D0 (en) | 2018-01-31 | 2018-03-14 | Nordic Semiconductor Asa | Inter-processor communication |
| GB201806465D0 (en) | 2018-04-20 | 2018-06-06 | Nordic Semiconductor Asa | Memory-access controll |
| GB201810663D0 (en) * | 2018-06-28 | 2018-08-15 | Nordic Semiconductor Asa | Peripheral Power Domains |
| GB201810659D0 (en) | 2018-06-28 | 2018-08-15 | Nordic Semiconductor Asa | Secure-Aware Bus System |
| GB201810662D0 (en) | 2018-06-28 | 2018-08-15 | Nordic Semiconductor Asa | Peripheral Access On A Secure-Aware Bus System |
| GB201810653D0 (en) * | 2018-06-28 | 2018-08-15 | Nordic Semiconductor Asa | Secure peripheral interconnect |
| JP7377459B2 (ja) * | 2020-03-24 | 2023-11-10 | マツダ株式会社 | エンジンルーム排熱構造 |
| DE102020212187A1 (de) * | 2020-09-28 | 2022-03-31 | Siemens Healthcare Gmbh | Medizinisches Datenverwaltungssystem |
| GB2612009B (en) * | 2021-07-13 | 2023-10-18 | Nordic Semiconductor Asa | Synchronised multi-processor operating system timer |
| US12254215B2 (en) | 2022-09-29 | 2025-03-18 | Macronix International Co., Ltd. | Memory device and management method thereof |
| TWI817747B (zh) * | 2022-09-29 | 2023-10-01 | 旺宏電子股份有限公司 | 記憶體裝置及其管理方法 |
Family Cites Families (25)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE3632139A1 (de) | 1986-09-22 | 1988-04-07 | Bbc Brown Boveri & Cie | Verfahren zur ausfuehrung von zwei in verschiedenen programmiersprachen geschriebenen programmen |
| JPH05307617A (ja) * | 1992-04-28 | 1993-11-19 | Mitsubishi Electric Corp | 半導体装置 |
| JPH07105022A (ja) * | 1993-10-04 | 1995-04-21 | Mitsubishi Electric Corp | マイクロコンピュータ |
| JP2901882B2 (ja) * | 1994-07-26 | 1999-06-07 | 株式会社日立製作所 | 計算機システムおよび入出力命令の発行方法 |
| US5689713A (en) | 1995-03-31 | 1997-11-18 | Sun Microsystems, Inc. | Method and apparatus for interrupt communication in a packet-switched computer system |
| GB9611715D0 (en) | 1996-06-05 | 1996-08-07 | Int Computers Ltd | Peripheral device control |
| US6243785B1 (en) | 1998-05-20 | 2001-06-05 | 3Com Corporation | Hardware assisted polling for software drivers |
| US7089344B1 (en) | 2000-06-09 | 2006-08-08 | Motorola, Inc. | Integrated processor platform supporting wireless handheld multi-media devices |
| US6748548B2 (en) | 2000-12-29 | 2004-06-08 | Intel Corporation | Computer peripheral device that remains operable when central processor operations are suspended |
| US7519802B2 (en) * | 2004-05-05 | 2009-04-14 | Hewlett-Packard Development Company, L.P. | System and method for configuring a computer system |
| FR2905819B1 (fr) | 2006-09-12 | 2013-01-18 | Wavecom | Procede de gestion de l'architecture logicielle d'un circuit de radiocommunication,application,produit programme d'ordinateur et circuit correspondants. |
| US7822899B2 (en) | 2007-03-08 | 2010-10-26 | Renesas Electronics Corporation | Data processor and control system |
| US8026739B2 (en) * | 2007-04-17 | 2011-09-27 | Cypress Semiconductor Corporation | System level interconnect with programmable switching |
| US20080276073A1 (en) | 2007-05-02 | 2008-11-06 | Analog Devices, Inc. | Apparatus for and method of distributing instructions |
| GB0724439D0 (en) | 2007-12-14 | 2008-01-30 | Icera Inc | Data transfer |
| EP2268239B1 (en) * | 2008-04-04 | 2016-10-05 | ConvaTec Technologies Inc. | Drainable ostomy pouch |
| EP2488956A1 (en) | 2009-10-14 | 2012-08-22 | Energy Micro AS | Direct peripheral interconnect |
| KR20110045949A (ko) * | 2009-10-28 | 2011-05-04 | 삼성전자주식회사 | 회전 변환을 이용한 영상 부호화, 복호화 방법 및 장치 |
| FR2953307B1 (fr) | 2009-12-01 | 2011-12-16 | Bull Sas | Controleur d'acces direct a une memoire pour le transfert direct de donnees entre memoires de plusieurs dispositifs peripheriques |
| FR2953308B1 (fr) | 2009-12-01 | 2011-12-09 | Bull Sas | Systeme autorisant des transferts directs de donnees entre des memoires de plusieurs elements de ce systeme |
| US20110197004A1 (en) * | 2010-02-05 | 2011-08-11 | Serebrin Benjamin C | Processor Configured to Virtualize Guest Local Interrupt Controller |
| US8606975B2 (en) * | 2010-05-21 | 2013-12-10 | Oracle International Corporation | Managing interrupts in a virtualized input/output device supporting multiple hosts and functions |
| GB2497528B (en) * | 2011-12-12 | 2020-04-22 | Nordic Semiconductor Asa | Peripheral communication |
| GB2521607B (en) | 2013-12-23 | 2016-03-23 | Nordic Semiconductor Asa | Integrated-Circuit Radio |
| US9952987B2 (en) * | 2014-11-25 | 2018-04-24 | Intel Corporation | Posted interrupt architecture |
-
2015
- 2015-06-16 GB GB1617254.6A patent/GB2541133B/en active Active
- 2015-06-16 GB GB1510597.6A patent/GB2540341B/en not_active Expired - Fee Related
-
2016
- 2016-05-06 EP EP16721906.2A patent/EP3311289B1/en active Active
- 2016-05-06 KR KR1020187001251A patent/KR20180017178A/ko not_active Abandoned
- 2016-05-06 CN CN201680033126.6A patent/CN107690631B/zh active Active
- 2016-05-06 WO PCT/GB2016/051310 patent/WO2016203193A1/en not_active Ceased
- 2016-05-06 TW TW105114116A patent/TWI695266B/zh not_active IP Right Cessation
- 2016-05-06 JP JP2017565127A patent/JP6803859B2/ja not_active Expired - Fee Related
- 2016-05-06 US US15/578,665 patent/US10515024B2/en active Active
Also Published As
| Publication number | Publication date |
|---|---|
| CN107690631A (zh) | 2018-02-13 |
| TWI695266B (zh) | 2020-06-01 |
| GB2541133B (en) | 2018-01-03 |
| TW201701163A (zh) | 2017-01-01 |
| GB2541133A (en) | 2017-02-08 |
| US10515024B2 (en) | 2019-12-24 |
| GB2540341B (en) | 2019-06-26 |
| JP2018518773A (ja) | 2018-07-12 |
| KR20180017178A (ko) | 2018-02-20 |
| EP3311289A1 (en) | 2018-04-25 |
| US20180217947A1 (en) | 2018-08-02 |
| GB2540341A (en) | 2017-01-18 |
| GB201510597D0 (en) | 2015-07-29 |
| EP3311289B1 (en) | 2020-12-09 |
| WO2016203193A1 (en) | 2016-12-22 |
| GB201617254D0 (en) | 2016-11-23 |
| CN107690631B (zh) | 2021-03-30 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP6803859B2 (ja) | イベント発生装置 | |
| JP5786100B2 (ja) | 周辺機器同士の通信 | |
| WO1989002128A1 (en) | Microcomputer with on-board chip selects and programmable bus stretching | |
| US9390043B2 (en) | Trigger routing unit | |
| WO2005073855A1 (en) | Real-time debug support for a dma device and method thereof | |
| US7093045B2 (en) | Method and apparatus for bus arbitration capable of effectively altering a priority order | |
| US20240320174A1 (en) | Direct memory access controller | |
| US20130117533A1 (en) | Coprocessor having task sequence control | |
| US5161229A (en) | Central processing unit | |
| US9442819B2 (en) | Method and apparatus for storing trace data | |
| CN118311916B (zh) | 一种可编程逻辑系统和微处理器 | |
| US7350015B2 (en) | Data transmission device | |
| JP2010206513A (ja) | 半導体装置 | |
| US9570134B1 (en) | Reducing transactional latency in address decoding | |
| JP5404144B2 (ja) | データ処理装置 | |
| JP2006251916A (ja) | Dma転送システム及びdma転送方法 | |
| JPH04115337A (ja) | 半導体集積回路 | |
| US9645830B2 (en) | On-chip circuitry for configuring peripherals of a system on a chip | |
| JP4852149B2 (ja) | 半導体装置 | |
| RU1827674C (ru) | Устройство формировани адреса пам ти | |
| US20040230319A1 (en) | Microcontroller device for complex processing procedures and corresponding interrupt management process | |
| JP2006031426A (ja) | 共有バス調停システム | |
| JPH0259848A (ja) | 優先順位選択のための回路装置および方法 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20190426 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20190426 |
|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20200318 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20200407 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20200706 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20200728 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20201019 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20201110 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20201201 |
|
| R150 | Certificate of patent or registration of utility model |
Ref document number: 6803859 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
| LAPS | Cancellation because of no payment of annual fees |