JP6744605B2 - 送信装置および送受信システム - Google Patents
送信装置および送受信システム Download PDFInfo
- Publication number
- JP6744605B2 JP6744605B2 JP2016149244A JP2016149244A JP6744605B2 JP 6744605 B2 JP6744605 B2 JP 6744605B2 JP 2016149244 A JP2016149244 A JP 2016149244A JP 2016149244 A JP2016149244 A JP 2016149244A JP 6744605 B2 JP6744605 B2 JP 6744605B2
- Authority
- JP
- Japan
- Prior art keywords
- differential signal
- signal line
- pulse
- switch
- common mode
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 230000005540 biological transmission Effects 0.000 title claims description 35
- 238000001514 detection method Methods 0.000 claims description 18
- 230000008878 coupling Effects 0.000 claims description 11
- 238000010168 coupling process Methods 0.000 claims description 11
- 238000005859 coupling reaction Methods 0.000 claims description 11
- 239000003990 capacitor Substances 0.000 claims description 9
- 238000010586 diagram Methods 0.000 description 14
- 230000003071 parasitic effect Effects 0.000 description 3
- 230000006378 damage Effects 0.000 description 2
- 230000003321 amplification Effects 0.000 description 1
- 230000006866 deterioration Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000003199 nucleic acid amplification method Methods 0.000 description 1
- 238000007493 shaping process Methods 0.000 description 1
- 230000008054 signal transmission Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
- H03K17/26—Modifications for temporary blocking after receipt of control pulses
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K5/22—Circuits having more than one input and one output for comparing pulses or pulse trains with each other according to input signal characteristics, e.g. slope, integral
- H03K5/24—Circuits having more than one input and one output for comparing pulses or pulse trains with each other according to input signal characteristics, e.g. slope, integral the characteristic being amplitude
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
- H03K17/51—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used
- H03K17/56—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices
- H03K17/60—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices the devices being bipolar transistors
- H03K17/603—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices the devices being bipolar transistors with coupled emitters
Landscapes
- Physics & Mathematics (AREA)
- Nonlinear Science (AREA)
- Dc Digital Transmission (AREA)
- Logic Circuits (AREA)
- Tests Of Electronic Circuits (AREA)
Description
Claims (3)
- 途中にAC結合容量が設けられた差動信号線を介して受信装置へ差動信号を送信する送信装置であって、
前記差動信号線へ前記差動信号を出力する出力ドライバと、
基準電位が入力される基準電位入力端と前記差動信号線との間に直列的に設けられた終端抵抗および第1スイッチと、
第2スイッチを介して前記差動信号線へコモンモードパルスを出力するパルス発生部と、
前記コモンモードパルスの発生開始後に該コモンモードパルスのレベルが閾値を超えるタイミングを検出する検出部と、
前記第2スイッチをオン状態として前記パルス発生部を前記差動信号線に接続し、前記出力ドライバをパワーダウンさせ、その後に、前記第1スイッチをオフ状態として、前記パルス発生部から前記差動信号線へ前記コモンモードパルスを出力させる制御部と、
を備える送信装置。 - 前記検出部は、前記差動信号線のうちの何れか一方の信号線のみに接続され、前記コモンモードパルスの発生開始後に前記一方の信号線上のパルスのレベルが閾値を超えるタイミングを検出する、
請求項1に記載の送信装置。 - 請求項1または2に記載の送信装置と、この送信装置と差動信号線により接続される受信装置とを備え、
前記受信装置が、前記送信装置から前記差動信号線を介して到達した差動信号を入力する入力バッファと、基準電位が入力される基準電位入力端と前記差動信号線との間に直列的に設けられた終端抵抗およびスイッチとを含む、
送受信システム。
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2016149244A JP6744605B2 (ja) | 2016-07-29 | 2016-07-29 | 送信装置および送受信システム |
TW106124097A TWI727072B (zh) | 2016-07-29 | 2017-07-19 | 發送裝置和收發系統 |
US15/656,056 US10033368B2 (en) | 2016-07-29 | 2017-07-21 | Transmitter and transmission/reception system |
CN201710610931.7A CN107666304B (zh) | 2016-07-29 | 2017-07-25 | 发送装置和收发系统 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2016149244A JP6744605B2 (ja) | 2016-07-29 | 2016-07-29 | 送信装置および送受信システム |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2018019309A JP2018019309A (ja) | 2018-02-01 |
JP6744605B2 true JP6744605B2 (ja) | 2020-08-19 |
Family
ID=61012224
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2016149244A Active JP6744605B2 (ja) | 2016-07-29 | 2016-07-29 | 送信装置および送受信システム |
Country Status (4)
Country | Link |
---|---|
US (1) | US10033368B2 (ja) |
JP (1) | JP6744605B2 (ja) |
CN (1) | CN107666304B (ja) |
TW (1) | TWI727072B (ja) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP6695574B2 (ja) * | 2016-07-29 | 2020-05-20 | ザインエレクトロニクス株式会社 | 送信装置および送受信システム |
CN109828872A (zh) * | 2018-12-28 | 2019-05-31 | 曙光信息产业(北京)有限公司 | 信号测试装置及方法 |
JP2023000216A (ja) * | 2021-06-17 | 2023-01-04 | 株式会社デンソー | 差動通信回路 |
Family Cites Families (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20020130680A1 (en) * | 2001-03-15 | 2002-09-19 | Meyer Bruce Alan | Method and apparatus for terminating emitter coupled logic (ECL) transceivers |
US6906549B2 (en) | 2002-12-31 | 2005-06-14 | Intel Corporation | Asynchronous coupling and decoupling of chips |
US7222290B2 (en) * | 2003-11-18 | 2007-05-22 | Agere Systems Inc. | Method and apparatus for receiver detection on a PCI-Express bus |
TWI258917B (en) * | 2004-09-24 | 2006-07-21 | Au Optronics Corp | Method and apparatus for reducing electromagnetic interference in a flat panel display |
US7620121B1 (en) * | 2004-12-09 | 2009-11-17 | Xilinx, Inc. | DC balance compensation for AC-coupled circuits |
US7461192B2 (en) * | 2004-12-15 | 2008-12-02 | Rambus Inc. | Interface for bridging out-of-band information and preventing false presence detection of terminating devices |
CN100516912C (zh) * | 2007-06-04 | 2009-07-22 | 杭州华三通信技术有限公司 | 一种电路连接状态检测系统及方法 |
US8212587B2 (en) * | 2008-10-23 | 2012-07-03 | Pericom Semiconductor Corp. | Redriver with output receiver detection that mirrors detected termination on output to input |
US8230281B2 (en) * | 2009-04-13 | 2012-07-24 | Altera Corporation | Techniques for boundary scan testing using transmitters and receivers |
US8576930B2 (en) * | 2009-07-31 | 2013-11-05 | Stmicoelectronics S.R.L. | Receiver for signal communication apparatus and related signal communication apparatus |
US9081081B2 (en) * | 2012-11-05 | 2015-07-14 | Magnetrol International, Incorporated | Diode switched front end for guided wave radar level transmitter |
US9503119B2 (en) * | 2014-05-29 | 2016-11-22 | Texas Instruments Incorporated | Common mode sampling mechanism for residue amplifier in switched current pipeline analog-to-digital converters |
US9942677B2 (en) * | 2014-09-15 | 2018-04-10 | Infineon Technologies Ag | System and method for a transducer |
US9306609B1 (en) * | 2015-01-13 | 2016-04-05 | Huawei Technologies Co., Ltd. | DC-coupled differential circuit front end |
JP6695574B2 (ja) * | 2016-07-29 | 2020-05-20 | ザインエレクトロニクス株式会社 | 送信装置および送受信システム |
US10003340B2 (en) * | 2016-08-10 | 2018-06-19 | Microsemi Semiconductor Ulc | Multi-format driver interface |
-
2016
- 2016-07-29 JP JP2016149244A patent/JP6744605B2/ja active Active
-
2017
- 2017-07-19 TW TW106124097A patent/TWI727072B/zh active
- 2017-07-21 US US15/656,056 patent/US10033368B2/en active Active
- 2017-07-25 CN CN201710610931.7A patent/CN107666304B/zh active Active
Also Published As
Publication number | Publication date |
---|---|
TW201806332A (zh) | 2018-02-16 |
TWI727072B (zh) | 2021-05-11 |
JP2018019309A (ja) | 2018-02-01 |
CN107666304A (zh) | 2018-02-06 |
US20180034454A1 (en) | 2018-02-01 |
US10033368B2 (en) | 2018-07-24 |
CN107666304B (zh) | 2022-03-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP6744605B2 (ja) | 送信装置および送受信システム | |
JP5528044B2 (ja) | 供給電圧上に変調された多段信号の受信段および受信方法 | |
JP5992565B2 (ja) | エッジに基づいた通信 | |
US11436173B2 (en) | Embedded universal serial bus 2 repeater | |
JP5504903B2 (ja) | 受信回路、受信方法及び信号伝達システム | |
JP6695574B2 (ja) | 送信装置および送受信システム | |
CN108712313B (zh) | 电子电路及其操作方法和抑制振铃的网络 | |
US8044617B2 (en) | Motor control circuit and operation method thereof | |
US11386036B2 (en) | Embedded universal serial bus 2 repeater | |
CN107833453B (zh) | 信号处理装置 | |
JP7168332B2 (ja) | リンギング抑制回路 | |
JP7100476B2 (ja) | オーディオアンプ、それを用いたオーディオ出力装置および電子機器 | |
JP6190701B2 (ja) | データ受信装置およびフェイルセーフ回路 | |
JP2013225807A (ja) | 信号伝達回路、電源ユニット及び照明装置 | |
US9712338B2 (en) | Communication system | |
JP2009296123A (ja) | バッファ回路及びこれを用いた信号伝達装置 | |
CN107635299B (zh) | 电磁加热烹饪系统及其功率开关管的驱动芯片 | |
US20150317970A1 (en) | Buzzer circuit | |
CN110690882A (zh) | 一种电机驱动电路及其开关管驱动电路 | |
US9252764B1 (en) | Systems and methods for reducing spike voltages in a switched output stage | |
US20090195273A1 (en) | Start-up circuit for smia input clock buffer | |
JP2000013203A (ja) | パルス整形装置及びパルス整形方法 | |
CN113131920A (zh) | 快速低偏置电压的双向缓冲器 | |
JP2013172386A (ja) | 通信装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20190509 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20200218 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20200310 |
|
A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20200427 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20200703 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20200714 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20200728 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20200722 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 6744605 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |