JP6665100B2 - 差動遅延されたクロックによる変調 - Google Patents

差動遅延されたクロックによる変調 Download PDF

Info

Publication number
JP6665100B2
JP6665100B2 JP2016548641A JP2016548641A JP6665100B2 JP 6665100 B2 JP6665100 B2 JP 6665100B2 JP 2016548641 A JP2016548641 A JP 2016548641A JP 2016548641 A JP2016548641 A JP 2016548641A JP 6665100 B2 JP6665100 B2 JP 6665100B2
Authority
JP
Japan
Prior art keywords
clock signal
signal
delayed clock
delayed
baseband
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2016548641A
Other languages
English (en)
Japanese (ja)
Other versions
JP2017507568A (ja
JP2017507568A5 (enExample
Inventor
タルワルカー、ニランジャン・アナンド
カスツリア、サンジャイ
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Qualcomm Inc
Original Assignee
Qualcomm Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Qualcomm Inc filed Critical Qualcomm Inc
Publication of JP2017507568A publication Critical patent/JP2017507568A/ja
Publication of JP2017507568A5 publication Critical patent/JP2017507568A5/ja
Application granted granted Critical
Publication of JP6665100B2 publication Critical patent/JP6665100B2/ja
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F1/00—Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
    • H03F1/02—Modifications of amplifiers to raise the efficiency, e.g. gliding Class A stages, use of an auxiliary oscillation
    • H03F1/0205—Modifications of amplifiers to raise the efficiency, e.g. gliding Class A stages, use of an auxiliary oscillation in transistor amplifiers
    • H03F1/0294—Modifications of amplifiers to raise the efficiency, e.g. gliding Class A stages, use of an auxiliary oscillation in transistor amplifiers using vector summing of two or more constant amplitude phase-modulated signals
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/13—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals
    • H03K5/133—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals using a chain of active delay devices
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03C—MODULATION
    • H03C3/00—Angle modulation
    • H03C3/38—Angle modulation by converting amplitude modulation to angle modulation
    • H03C3/40—Angle modulation by converting amplitude modulation to angle modulation using two signal paths the outputs of which have a predetermined phase difference and at least one output being amplitude-modulated
    • H03C3/403—Angle modulation by converting amplitude modulation to angle modulation using two signal paths the outputs of which have a predetermined phase difference and at least one output being amplitude-modulated using two quadrature frequency conversion stages in cascade
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
    • H03F3/20—Power amplifiers, e.g. Class B amplifiers, Class C amplifiers
    • H03F3/21—Power amplifiers, e.g. Class B amplifiers, Class C amplifiers with semiconductor devices only
    • H03F3/217—Class D power amplifiers; Switching amplifiers
    • H03F3/2178—Class D power amplifiers; Switching amplifiers using more than one switch or switching amplifier in parallel or in series
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
    • H03F3/20—Power amplifiers, e.g. Class B amplifiers, Class C amplifiers
    • H03F3/24—Power amplifiers, e.g. Class B amplifiers, Class C amplifiers of transmitter output stages
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/01—Details
    • H03K3/017—Adjustment of width or dutycycle of pulses
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K7/00—Modulating pulses with a continuously-variable modulating signal

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Transmitters (AREA)
  • Digital Transmission Methods That Use Modulated Carrier Waves (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
JP2016548641A 2014-01-29 2015-01-28 差動遅延されたクロックによる変調 Expired - Fee Related JP6665100B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US14/167,972 US9166577B2 (en) 2014-01-29 2014-01-29 Modulation through differentially delayed clocks
US14/167,972 2014-01-29
PCT/US2015/013245 WO2015116655A1 (en) 2014-01-29 2015-01-28 Modulation through differentially delayed clocks

Publications (3)

Publication Number Publication Date
JP2017507568A JP2017507568A (ja) 2017-03-16
JP2017507568A5 JP2017507568A5 (enExample) 2018-02-15
JP6665100B2 true JP6665100B2 (ja) 2020-03-13

Family

ID=52595418

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2016548641A Expired - Fee Related JP6665100B2 (ja) 2014-01-29 2015-01-28 差動遅延されたクロックによる変調

Country Status (6)

Country Link
US (1) US9166577B2 (enExample)
EP (1) EP3100352A1 (enExample)
JP (1) JP6665100B2 (enExample)
KR (1) KR20160114630A (enExample)
CN (1) CN105940604B (enExample)
WO (1) WO2015116655A1 (enExample)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10680863B2 (en) * 2015-03-31 2020-06-09 Sony Corporation Modulation apparatus
US11221644B2 (en) * 2018-05-21 2022-01-11 Samsung Electronics Co., Ltd. System for transceiving data based on clock transition time

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0583502A (ja) * 1991-09-25 1993-04-02 Brother Ind Ltd 変調装置
US6032028A (en) 1996-04-12 2000-02-29 Continentral Electronics Corporation Radio transmitter apparatus and method
KR19990074228A (ko) 1998-03-03 1999-10-05 윤종용 영교차 검출을 이용한 변조장치 및 방법
US6301310B1 (en) 1998-12-14 2001-10-09 Hughes Electronics Corporation Efficient implementation for systems using CEOQPSK
KR100588753B1 (ko) 2001-12-13 2006-06-13 매그나칩 반도체 유한회사 위상쉬프트키잉 방식의 변조기
KR100746201B1 (ko) * 2006-05-13 2007-08-03 삼성전자주식회사 Ｐｗｍ변조기와 이를 구비하는 ｄ급 증폭기
EP2087586B1 (en) 2006-10-27 2015-10-21 Unwired Planet International Limited Switched modulation of a radio-frequency amplifier
US8179957B2 (en) 2007-12-11 2012-05-15 Telefonaktiebolaget L M Ericsson (Publ) Quadrature pulse-width modulation methods and apparatus
US7760041B2 (en) 2007-12-11 2010-07-20 Telefonaktiebolaget L M Ericsson (Publ) Pulse-width modulator methods and apparatus
US8416880B2 (en) * 2008-03-31 2013-04-09 Nxp B.V. Digital modulator
US7957712B2 (en) 2008-06-16 2011-06-07 Telefonaktiebolaget Lm Ericsson (Publ) Double-LINC switched-mode transmitter
CN102210096B (zh) * 2008-11-10 2014-09-10 Nxp股份有限公司 异相和pwm功率放大器的可变占空比产生
US20120218001A1 (en) * 2009-11-12 2012-08-30 Rambus Inc. Techniques for Phase Detection
JP5820252B2 (ja) * 2011-11-30 2015-11-24 サクラテック株式会社 アレイアンテナ

Also Published As

Publication number Publication date
WO2015116655A1 (en) 2015-08-06
CN105940604B (zh) 2019-01-15
CN105940604A (zh) 2016-09-14
US20150214939A1 (en) 2015-07-30
JP2017507568A (ja) 2017-03-16
EP3100352A1 (en) 2016-12-07
KR20160114630A (ko) 2016-10-05
US9166577B2 (en) 2015-10-20

Similar Documents

Publication Publication Date Title
JP6344394B2 (ja) 送信機及びその制御方法
US20150372701A1 (en) Modulation circuit of digital transmitter, digital transmitter, and signal modulation method
CN104135234A (zh) 用于处理接收信号的设备和方法以及混频器单元
US8169272B2 (en) Multi-phase pulse modulation polar transmitter and method of generating a pulse modulated envelope signal carrying modulated RF signal
JP6665100B2 (ja) 差動遅延されたクロックによる変調
JP2017225147A (ja) パルス幅変調を使用したスイッチトモード高線形性送信機
CN104247360A (zh) 极化调制
WO2008099724A1 (en) Linc transmission circuit and communication device using the same
US10298428B2 (en) Wireless transmission device and wireless transmission method
JP6229738B2 (ja) 送信装置及びその制御方法
JP5584180B2 (ja) 直接ｒｆ変調送信器のサンプリングクロック周波数設定方法
US9197172B2 (en) Switched mode high linearity power amplifier
CN106571778A (zh) 一种Ka波段上变频装置和上变频方法
JP6950043B2 (ja) 無線送信装置及び無線送信方法
Zhou et al. Parallel PWMs based fully digital transmitter with wide carrier frequency range
CN101375574A (zh) 极性调制系统
US9319076B2 (en) Modulation method for improving signal conversion gain and high-gain modulator thereof
CN105577129A (zh) 具有理想iq组合的切换模式功率放大器
CN104010253A (zh) 一种高速智能化音频信号预处理装置
JP2017028661A (ja) 無線発振回路及び無線端末

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20160928

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20180105

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20180105

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20181228

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20190108

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20190219

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20190723

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20191125

A911 Transfer to examiner for re-examination before appeal (zenchi)

Free format text: JAPANESE INTERMEDIATE CODE: A911

Effective date: 20191203

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20200121

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20200219

R150 Certificate of patent or registration of utility model

Ref document number: 6665100

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

LAPS Cancellation because of no payment of annual fees