JP6652337B2 - 半導体装置の実装状態の検査方法および実装基板に実装された半導体装置 - Google Patents

半導体装置の実装状態の検査方法および実装基板に実装された半導体装置 Download PDF

Info

Publication number
JP6652337B2
JP6652337B2 JP2015131486A JP2015131486A JP6652337B2 JP 6652337 B2 JP6652337 B2 JP 6652337B2 JP 2015131486 A JP2015131486 A JP 2015131486A JP 2015131486 A JP2015131486 A JP 2015131486A JP 6652337 B2 JP6652337 B2 JP 6652337B2
Authority
JP
Japan
Prior art keywords
semiconductor device
heat radiating
radiating portion
resistance
mounting
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2015131486A
Other languages
English (en)
Japanese (ja)
Other versions
JP2017015519A (ja
JP2017015519A5 (enrdf_load_stackoverflow
Inventor
聖明 門井
聖明 門井
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Ablic Inc
Original Assignee
Ablic Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ablic Inc filed Critical Ablic Inc
Priority to JP2015131486A priority Critical patent/JP6652337B2/ja
Publication of JP2017015519A publication Critical patent/JP2017015519A/ja
Publication of JP2017015519A5 publication Critical patent/JP2017015519A5/ja
Application granted granted Critical
Publication of JP6652337B2 publication Critical patent/JP6652337B2/ja
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484—Connecting portions
    • H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
    • H01L2224/48465—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation

Landscapes

  • Testing Of Short-Circuits, Discontinuities, Leakage, Or Incorrect Line Connections (AREA)
  • Tests Of Electronic Circuits (AREA)
  • Electric Connection Of Electric Components To Printed Circuits (AREA)
  • Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)
JP2015131486A 2015-06-30 2015-06-30 半導体装置の実装状態の検査方法および実装基板に実装された半導体装置 Expired - Fee Related JP6652337B2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2015131486A JP6652337B2 (ja) 2015-06-30 2015-06-30 半導体装置の実装状態の検査方法および実装基板に実装された半導体装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2015131486A JP6652337B2 (ja) 2015-06-30 2015-06-30 半導体装置の実装状態の検査方法および実装基板に実装された半導体装置

Publications (3)

Publication Number Publication Date
JP2017015519A JP2017015519A (ja) 2017-01-19
JP2017015519A5 JP2017015519A5 (enrdf_load_stackoverflow) 2018-06-21
JP6652337B2 true JP6652337B2 (ja) 2020-02-19

Family

ID=57830224

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2015131486A Expired - Fee Related JP6652337B2 (ja) 2015-06-30 2015-06-30 半導体装置の実装状態の検査方法および実装基板に実装された半導体装置

Country Status (1)

Country Link
JP (1) JP6652337B2 (enrdf_load_stackoverflow)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2023209856A1 (ja) * 2022-04-27 2023-11-02 日立Astemo株式会社 車載制御装置

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5594234A (en) * 1994-11-14 1997-01-14 Texas Instruments Incorporated Downset exposed die mount pad leadframe and package
JP2003297965A (ja) * 2002-03-29 2003-10-17 Toyota Motor Corp 半導体装置およびその製造方法
JP2004325363A (ja) * 2003-04-28 2004-11-18 Matsushita Electric Ind Co Ltd 実装済みプリント基板の検査方法およびプリント基板
JP2008166403A (ja) * 2006-12-27 2008-07-17 Toshiba Corp プリント配線板、プリント回路板、およびプリント回路板の接合部検査方法
US8823407B2 (en) * 2012-03-01 2014-09-02 Integrated Device Technology, Inc. Test assembly for verifying heat spreader grounding in a production test
US20150037575A1 (en) * 2012-03-30 2015-02-05 Showa Denko K.K. Curable heat radiation composition
JP6121692B2 (ja) * 2012-11-05 2017-04-26 ルネサスエレクトロニクス株式会社 半導体装置およびその製造方法

Also Published As

Publication number Publication date
JP2017015519A (ja) 2017-01-19

Similar Documents

Publication Publication Date Title
US7560950B2 (en) Packaging reliability superchips
US5246291A (en) Bond inspection technique for a semiconductor chip
US6564986B1 (en) Method and assembly for testing solder joint fractures between integrated circuit package and printed circuit board
TWI469236B (zh) 發光二極體封裝界面之檢測裝置及方法
US9377504B2 (en) Integrated circuit interconnect crack monitor circuit
JP2008034798A (ja) 不具合検出機能を備えた半導体装置
JP2020150116A (ja) 半導体装置およびその製造方法
KR101869804B1 (ko) 정션 온도의 동적특성을 이용한 반도체 소자의 검사 장치 및 방법
KR101866427B1 (ko) 반도체 소자용 테스트 소켓의 검사장치
JP5420461B2 (ja) 温度センサ接合部検査装置、及び、温度センサ接合部検査方法
JP6652337B2 (ja) 半導体装置の実装状態の検査方法および実装基板に実装された半導体装置
JP2004325363A (ja) 実装済みプリント基板の検査方法およびプリント基板
TWI830323B (zh) 半導體裝置及半導體裝置的測試方法
Jahn et al. Solder defect detection for power semiconductors by adjacent temperature monitors
CN203949741U (zh) 具石英晶体温度感测器的温度感测系统及其温度感测装置
JP2009528539A (ja) 熱電対を有する回路の蓋部
JP2007315789A (ja) 半導体集積回路およびその実装検査方法
EP3712591B1 (en) System and method for multi-point thermal path assessment
JP2003194755A (ja) 半導体パッケージの試験方法
JP2011210921A (ja) 接合部検査方法、及び接合部検査装置
JP2011215007A (ja) 試験装置及び試験方法
Elger et al. Application of thermal analysis for the development of reliable high power LED modules
KR102715192B1 (ko) 반도체 패키지의 계면 고장 분석 장치 및 방법
CN112444656B (zh) 检查电路板和电流传感器间至少一个焊接部的装置和方法
US11906574B2 (en) Hybrid socket warp indicator

Legal Events

Date Code Title Description
A711 Notification of change in applicant

Free format text: JAPANESE INTERMEDIATE CODE: A711

Effective date: 20160112

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20180510

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20180510

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20190207

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20190219

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20190305

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20190723

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20190912

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20200107

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20200123

R150 Certificate of patent or registration of utility model

Ref document number: 6652337

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

S531 Written request for registration of change of domicile

Free format text: JAPANESE INTERMEDIATE CODE: R313531

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

LAPS Cancellation because of no payment of annual fees