JP6604585B1 - 半導体装置 - Google Patents
半導体装置 Download PDFInfo
- Publication number
- JP6604585B1 JP6604585B1 JP2019534422A JP2019534422A JP6604585B1 JP 6604585 B1 JP6604585 B1 JP 6604585B1 JP 2019534422 A JP2019534422 A JP 2019534422A JP 2019534422 A JP2019534422 A JP 2019534422A JP 6604585 B1 JP6604585 B1 JP 6604585B1
- Authority
- JP
- Japan
- Prior art keywords
- electrode
- transistor
- source
- layer
- semiconductor device
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 135
- 239000004020 conductor Substances 0.000 claims description 40
- 239000000758 substrate Substances 0.000 claims description 38
- 239000012535 impurity Substances 0.000 claims description 28
- 230000003071 parasitic effect Effects 0.000 claims description 23
- 230000005669 field effect Effects 0.000 claims description 13
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims description 7
- 229920005591 polysilicon Polymers 0.000 claims description 7
- 230000002457 bidirectional effect Effects 0.000 claims description 2
- 238000000034 method Methods 0.000 description 21
- 230000015556 catabolic process Effects 0.000 description 16
- 238000010586 diagram Methods 0.000 description 6
- 239000000470 constituent Substances 0.000 description 5
- 238000002513 implantation Methods 0.000 description 4
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 230000001681 protective effect Effects 0.000 description 2
- 229910052710 silicon Inorganic materials 0.000 description 2
- 239000010703 silicon Substances 0.000 description 2
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 1
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 1
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 description 1
- BQCADISMDOOEFD-UHFFFAOYSA-N Silver Chemical compound [Ag] BQCADISMDOOEFD-UHFFFAOYSA-N 0.000 description 1
- 229910052782 aluminium Inorganic materials 0.000 description 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- 229910052785 arsenic Inorganic materials 0.000 description 1
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 description 1
- 229910052796 boron Inorganic materials 0.000 description 1
- 229910052802 copper Inorganic materials 0.000 description 1
- 239000010949 copper Substances 0.000 description 1
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 1
- 229910052737 gold Inorganic materials 0.000 description 1
- 239000010931 gold Substances 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 239000000463 material Substances 0.000 description 1
- 239000007769 metal material Substances 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 229910052698 phosphorus Inorganic materials 0.000 description 1
- 239000011574 phosphorus Substances 0.000 description 1
- 229910052709 silver Inorganic materials 0.000 description 1
- 239000004332 silver Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/0203—Particular design considerations for integrated circuits
- H01L27/0248—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection
- H01L27/0251—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices
- H01L27/0266—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices using field effect transistors as protective elements
- H01L27/027—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices using field effect transistors as protective elements specially adapted to provide an electrical current path other than the field effect induced current path
- H01L27/0277—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices using field effect transistors as protective elements specially adapted to provide an electrical current path other than the field effect induced current path involving a parasitic bipolar transistor triggered by the local electrical biasing of the layer acting as base of said parasitic bipolar transistor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/06—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration
- H01L27/0611—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region
- H01L27/0617—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region comprising components of the field-effect type
- H01L27/0629—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region comprising components of the field-effect type in combination with diodes, or resistors, or capacitors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/5228—Resistive arrangements or effects of, or between, wiring layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/0203—Particular design considerations for integrated circuits
- H01L27/0248—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection
- H01L27/0251—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices
- H01L27/0255—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices using diodes as protective elements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/0203—Particular design considerations for integrated circuits
- H01L27/0248—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection
- H01L27/0251—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices
- H01L27/0259—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices using bipolar transistors as protective elements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/0203—Particular design considerations for integrated circuits
- H01L27/0248—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection
- H01L27/0251—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices
- H01L27/0266—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices using field effect transistors as protective elements
- H01L27/027—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices using field effect transistors as protective elements specially adapted to provide an electrical current path other than the field effect induced current path
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/06—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration
- H01L27/0611—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region
- H01L27/0617—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region comprising components of the field-effect type
- H01L27/0635—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region comprising components of the field-effect type in combination with bipolar transistors and diodes, or resistors, or capacitors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/06—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration
- H01L27/07—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration the components having an active region in common
- H01L27/0705—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration the components having an active region in common comprising components of the field effect type
- H01L27/0711—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration the components having an active region in common comprising components of the field effect type in combination with bipolar transistors and diodes, or capacitors, or resistors
- H01L27/0716—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration the components having an active region in common comprising components of the field effect type in combination with bipolar transistors and diodes, or capacitors, or resistors in combination with vertical bipolar transistors and diodes, or capacitors, or resistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0684—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape, relative sizes or dispositions of the semiconductor regions or junctions between the regions
- H01L29/0692—Surface layout
- H01L29/0696—Surface layout of cellular field-effect devices, e.g. multicellular DMOS transistors or IGBTs
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/08—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/0843—Source or drain regions of field-effect devices
- H01L29/0847—Source or drain regions of field-effect devices of field-effect transistors with insulated gate
- H01L29/0852—Source or drain regions of field-effect devices of field-effect transistors with insulated gate of DMOS transistors
- H01L29/0856—Source regions
- H01L29/0865—Disposition
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/1095—Body region, i.e. base region, of DMOS transistors or IGBTs
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/16—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic Table
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/417—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
- H01L29/41725—Source or drain electrodes for field effect devices
- H01L29/41741—Source or drain electrodes for field effect devices for vertical or pseudo-vertical devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/417—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
- H01L29/41725—Source or drain electrodes for field effect devices
- H01L29/41766—Source or drain electrodes for field effect devices with at least part of the source or drain electrode having contact below the semiconductor surface, e.g. the source or drain electrode formed at least partially in a groove or with inclusions of conductor inside the semiconductor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42356—Disposition, e.g. buried gate electrode
- H01L29/4236—Disposition, e.g. buried gate electrode within a trench, e.g. trench gate electrode, groove gate electrode
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/7802—Vertical DMOS transistors, i.e. VDMOS transistors
- H01L29/7813—Vertical DMOS transistors, i.e. VDMOS transistors with trench gate electrode, e.g. UMOS transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/86—Types of semiconductor device ; Multistep manufacturing processes therefor controllable only by variation of the electric current supplied, or only the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched
- H01L29/861—Diodes
- H01L29/866—Zener diodes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
- H01L2224/0601—Structure
- H01L2224/0603—Bonding areas having different sizes, e.g. different heights or widths
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/06—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration
- H01L27/0611—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region
- H01L27/0641—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region without components of the field effect type
- H01L27/0647—Bipolar transistors in combination with diodes, or capacitors, or resistors, e.g. vertical bipolar transistor and bipolar lateral transistor and resistor
- H01L27/0652—Vertical bipolar transistor in combination with diodes, or capacitors, or resistors
- H01L27/0664—Vertical bipolar transistor in combination with diodes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/06—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration
- H01L27/07—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration the components having an active region in common
- H01L27/0744—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration the components having an active region in common without components of the field effect type
- H01L27/075—Bipolar transistors in combination with diodes, or capacitors, or resistors, e.g. lateral bipolar transistor, and vertical bipolar transistor and resistor
- H01L27/0755—Vertical bipolar transistor in combination with diodes, or capacitors, or resistors
- H01L27/0761—Vertical bipolar transistor in combination with diodes only
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/70—Bipolar devices
- H01L29/72—Transistor-type devices, i.e. able to continuously respond to applied control signals
- H01L29/73—Bipolar junction transistors
- H01L29/732—Vertical transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/86—Types of semiconductor device ; Multistep manufacturing processes therefor controllable only by variation of the electric current supplied, or only the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched
- H01L29/861—Diodes
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Ceramic Engineering (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
- Semiconductor Integrated Circuits (AREA)
Abstract
Description
[1.半導体装置の回路構成]
以下、本実施の形態に係る半導体装置の構造について説明する。本開示に係る半導体装置は、半導体基板に2つの縦型MOS(Metal Oxide Semiconductor)トランジスタを形成した、フェイスダウン実装が可能なCSP(Chip Size Package:チップサイズパッケージ)型のマルチトランジスタチップである。上記2つの縦型MOSトランジスタは、パワートランジスタであり、いわゆる、トレンチMOS型FET(Field Effect Transistor)である。
図2は、本実施の形態に係る半導体装置1の上面透視図である。
本実施の形態に係る半導体装置1がESD耐量を向上できる原理について説明する。
次に、第1トランジスタT1の二次降伏耐量よりも低い、二次降伏耐量の第2トランジスタT2の構成、言い換えると、第1トランジスタT1の寄生バイポーラトランジスタTP1よりもオンしやすい、寄生バイポーラトランジスタTP2を有する第2トランジスタT2の構成について説明する。
図6および図7は、それぞれ、半導体装置1のX方向およびY方向に繰り返し形成される、第1トランジスタT1の略単位構成の、平面図および斜視図である。図8および図9は、同様に、それぞれ、第2トランジスタT2の略単位構成の平面図および斜視図である。
上述では、図6および図7等に示すように、第1のソース層114が第1の接続部113Aにより、第1のゲート導体118の延在方向(X方向)で分割される例(以下、直交型と記す場合がある)を述べたが、第1のソース層114が、第1のゲート導体118の延在方向と直交する方向(Y方向)で分割される構成(以下、平行型と記す場合がある)にも同様の手法を適用できる。
上述の第2トランジスタT2および第4トランジスタT4は、図8および図9は直交型、図16および図17は平行型、の縦型MOSトランジスタ構成であったが、何れも、縦型バイポーラトランジスタ構成であってもよく、図19および図20は直交型、図21および図22は平行型、の略単位構成の平面図および斜視図である。
次に、第2のインピーダンスを第1のインピーダンスよりも大きくする方法について説明する。下記<方法1>は上述したが、それ以外の方法例を以下に列挙する。
112 ドリフト層
113 第1のボディ層
113A 第1の接続部
114 第1のソース層
115 第1のソース電極
116 第1の溝部
116A 溝部
117 第1のゲート絶縁膜
118 第1のゲート導体
118A 第1のゲート電極
118B 第1のゲート配線
123 第2のボディ層
123A 第2の接続部
124 第2のソース層
126 第2の溝部
126A 溝部
127 第2のゲート絶縁膜
128 第2のゲート導体
129 絶縁層
133 第3のボディ層
134 第3のソース層
135 第2のソース電極
136 第3の溝部
137 第3のゲート絶縁膜
138 第3のゲート導体
138A 第2のゲート電極
138B 第2のゲート配線
143 第4のボディ層
144 第4のソース層
146 第4の溝部
147 第4のゲート絶縁膜
148 第4のゲート導体
171A、172A、173A、174A、175A、171B、172B、173B、174B、175B 層
176A、176B、177A、177B 接続部
180A、180B 絶縁膜
T1、T2、T3、T4 トランジスタ
TP1、TP2 寄生バイポーラトランジスタ
ZD1、ZD2 ダイオード
Claims (21)
- 縦型電界効果トランジスタである第1トランジスタと、
縦型トランジスタである第2トランジスタと、
第1のダイオードと、を備え、
前記第1トランジスタは、
半導体基板上に形成された第1導電型のドリフト層と、
前記ドリフト層の表面に形成された前記第1導電型と異なる第2導電型の第1のボディ層と、
前記第1のボディ層の表面に形成された前記第1導電型の第1のソース層と、
前記第1のソース層と電気的に接続された第1のソース電極と、
前記半導体基板上面と平行な第1の方向に延在し、かつ選択的に、前記ドリフト層上面から前記第1のボディ層を貫通して前記ドリフト層の一部までの深さに形成された複数の第1の溝部と、
前記第1の溝部表面の少なくとも一部を覆うように形成された第1のゲート絶縁膜と、
前記第1のゲート絶縁膜上に形成された第1のゲート導体と、
前記第1のボディ層と前記第1のソース電極とを電気的に接続する第1の接続部と、を有し、
前記第2トランジスタは、
前記ドリフト層の表面に形成された前記第2導電型の第2のボディ層と、
前記第2のボディ層の表面に形成され、前記第1のソース電極と電気的に接続された前記第1導電型の第2のソース層と、
前記第2のボディ層と前記第1のソース電極とを電気的に接続する第2の接続部と、を有し、
前記第1のダイオードは、前記第1のソース電極と前記第1のゲート導体との間に電気的に接続され、
前記第2の接続部及び前記第2のボディ層の経路において、
前記第1のソース電極から見たインピーダンスが最大となる前記第2のボディ層中の位置までのインピーダンスである、第2のインピーダンスが
前記第1の接続部及び前記第1のボディ層の経路において、
前記第1のソース電極から見たインピーダンスが最大となる前記第1のボディ層中の位置までのインピーダンスである、第1のインピーダンスよりも大きい
半導体装置。 - 前記第1のソース層と前記第1の接続部とは、前記第1の方向に沿って交互に繰り返し配置され、
前記第2のソース層と前記第2の接続部とは、前記第1の方向に沿って交互に繰り返し配置されている
請求項1記載の半導体装置。 - 前記第1の方向において、前記第2のソース層の長さは前記第1のソース層の長さより長い
請求項2記載の半導体装置。 - 前記第1の方向において、前記第2のソース層の長さは前記第2の接続部の長さの24倍以上である
請求項2記載の半導体装置。 - 前記第1の方向において、前記第1のソース層の長さは前記第1の接続部の長さの6倍以下である
請求項2記載の半導体装置。 - 隣り合う前記第1の溝部の間には、前記第1の方向に直交する第2の方向に沿って前記第1のソース層が複数配置され、
前記第1の接続部は、前記第1の方向に延在し、隣り合う前記第1の溝部の間の隣り合う前記第1のソース層の間に配置され、
前記第2の接続部は、前記第1の方向に沿って周期的に複数配置されている
請求項1記載の半導体装置。 - 前記第1の方向において、隣り合う前記第2の接続部の間隔は前記第2の接続部の長さの24倍以上である
請求項6記載の半導体装置。 - 前記第2トランジスタは、電界効果トランジスタであり、
前記第2トランジスタは、さらに、
前記第1の方向に延在し、かつ選択的に、前記ドリフト層上面から前記第2のボディ層を貫通して前記ドリフト層の一部までの深さに形成された複数の第2の溝部と、
前記第2の溝部表面の少なくとも一部を覆うように形成された第2のゲート絶縁膜と、
前記第2のゲート絶縁膜上に形成され、前記第1のソース電極と電気的に接続された第2のゲート導体と、を有する
請求項2または請求項6に記載の半導体装置。 - 前記第2トランジスタは、バイポーラトランジスタであり、
前記第2トランジスタは、さらに、
前記第1の方向に延在し、かつ選択的に、前記ドリフト層上面から前記第2のボディ層を貫通して前記ドリフト層の一部までの深さに形成された複数の第2の溝部を有し、
少なくとも前記第1のボディ層と前記第2のボディ層が絶縁分離されている
請求項2または請求項6に記載の半導体装置。 - 前記第1の方向に直交する第2の方向において、前記複数の第2の溝部の並びのピッチは、前記複数の第1の溝部の並びのピッチと同じである
請求項8または請求項9に記載の半導体装置。 - 前記第1の方向に直交する第2の方向において、隣り合う前記第2の溝部の間隔は、隣り合う前記第1の溝部の間隔より狭い
請求項8または請求項9に記載の半導体装置。 - 前記第2のボディ層の厚さは、前記第1のボディ層の厚さより薄い
請求項1記載の半導体装置。 - 前記第2のボディ層の前記第2導電型の不純物濃度は、前記第1のボディ層の前記第2導電型の不純物濃度より低い
請求項1記載の半導体装置。 - 前記第2の接続部は、前記第1の接続部を構成する半導体層の不純物濃度より低い不純物濃度の半導体層を含む
請求項1記載の半導体装置。 - 前記第2の接続部は、当該第2の接続部が前記第1の接続部よりインピーダンスが高くなるような高抵抗層を含む
請求項1記載の半導体装置。 - 前記第1のダイオードは、前記半導体基板上面から間隔をおいた上方に形成され、前記第1導電型のポリシリコンと前記第2導電型のポリシリコンとの組合せで形成された双方向ツェナーダイオードである
請求項1記載の半導体装置。 - 前記半導体装置は、さらに、
縦型電界効果トランジスタである第3トランジスタと、
縦型トランジスタである第4トランジスタと、
第2のダイオードと、を備え、
前記第3トランジスタは、
前記ドリフト層の表面に形成された前記第2導電型の第3のボディ層と、
前記第3のボディ層の表面に形成された前記第1導電型の第3のソース層と、
前記第3のソース層と電気的に接続された第2のソース電極と、
前記第1の方向に延在し、かつ選択的に、前記ドリフト層上面から前記第3のボディ層を貫通して前記ドリフト層の一部までの深さに形成された複数の第3の溝部と、
前記第3の溝部表面の少なくとも一部を覆うように形成された第3のゲート絶縁膜と、
前記第3のゲート絶縁膜上に形成された第3のゲート導体と、
前記第3のボディ層と前記第2のソース電極とを電気的に接続する第3の接続部と、を有し、
前記第4トランジスタは、
前記ドリフト層の表面に形成された前記第2導電型の第4のボディ層と、
前記第4のボディ層の表面に形成され、前記第2のソース電極と電気的に接続された前記第1導電型の第4のソース層と、
前記第4のボディ層と前記第2のソース電極とを電気的に接続する第4の接続部と、を有し、
前記第2のダイオードは、前記第2のソース電極と前記第3のゲート導体との間に電気的に接続され、
前記第4の接続部及び前記第4のボディ層の経路において、
前記第2のソース電極から見たインピーダンスが最大となる前記第4のボディ層中の位置までのインピーダンスである、第4のインピーダンスが
前記第3の接続部及び前記第3のボディ層の経路において、
前記第2のソース電極から見たインピーダンスが最大となる前記第3のボディ層中の位置までのインピーダンスである、第3のインピーダンスよりも大きい
請求項1記載の半導体装置。 - 前記半導体装置は、さらに、
前記第1のゲート導体と電気的に接続され、前記半導体装置の表面に露出形成された第1のゲート端子と、
前記第3のゲート導体と電気的に接続され、前記半導体装置の表面に露出形成された第2のゲート端子と、
前記第1のソース電極と電気的に接続され、前記半導体装置の表面に露出形成された第1のソース端子と、
前記第2のソース電極と電気的に接続され、前記半導体装置の表面に露出形成された第2のソース端子とを備え、
前記第2トランジスタは、平面視において前記第1のゲート端子と前記第2のソース端子との間に配置され、
前記第4トランジスタは、平面視において前記第2のゲート端子と前記第1のソース端子との間に配置されている
請求項17記載の半導体装置。 - 前記第2トランジスタ及び前記第4トランジスタは、平面視において前記第1トランジスタと前記第3トランジスタとの間に配置されている
請求項17記載の半導体装置。 - 半導体基板上に形成された半導体装置であって、
前記半導体基板上に形成された縦型電界効果トランジスタであり、共通ドレイン電極、第1のソース電極及び第1のゲート電極を有する第1トランジスタと、
前記半導体基板上に形成された、前記第1トランジスタの寄生トランジスタとは独立した縦型トランジスタであり、
前記共通ドレイン電極に電気的に接続された第1電極、
前記第1のソース電極に電気的に接続された第2電極、及び
前記第1電極と前記第2電極との間の導通を制御する第3電極を有する第2トランジスタと、
前記半導体基板上に形成された縦型電界効果トランジスタであり、共通ドレイン電極、第2のソース電極及び第2のゲート電極を有する第3トランジスタと、
前記半導体基板上に形成された、前記第3トランジスタの寄生トランジスタとは独立した縦型トランジスタであり、
前記共通ドレイン電極に電気的に接続された第4電極、
前記第2のソース電極に電気的に接続された第5電極、及び
前記第4電極と前記第5電極との間の導通を制御する第6電極を有する第4トランジスタと、
前記第1のソース電極と前記第1のゲート電極との間に電気的に接続された第1のダイオードと、
前記第2のソース電極と前記第2のゲート電極との間に電気的に接続された第2のダイオードと、を有し、
前記第3電極は前記第1のソース電極に電気的に接続され、
前記第2トランジスタは、前記半導体装置の通常動作時は前記第1電極から前記第2電極へは導通せず、
前記第2のソース電極と前記第1のゲート電極との間にESDサージ電圧が印加された時は前記第1電極から前記第2電極へ導通し、
前記第6電極は前記第2のソース電極に電気的に接続され、
前記第4トランジスタは、前記半導体装置の通常動作時は前記第4電極から前記第5電極へは導通せず、
前記第1のソース電極と前記第2のゲート電極との間にESDサージ電圧が印加された時は前記第4電極から前記第5電極へ導通し、
前記半導体装置は、さらに、
前記第1のゲート電極と電気的に接続され、前記半導体装置の表面に露出形成された第1のゲート端子と、
前記第2のゲート電極と電気的に接続され、前記半導体装置の表面に露出形成された第2のゲート端子と、
前記第1のソース電極と電気的に接続され、前記半導体装置の表面に露出形成された第1のソース端子と、
前記第2のソース電極と電気的に接続され、前記半導体装置の表面に露出形成された第2のソース端子とを備え、
前記第2トランジスタは、平面視において前記第1のゲート端子と前記第2のソース端子との間に配置され、
前記第4トランジスタは、平面視において前記第2のゲート端子と前記第1のソース端子との間に配置されている
半導体装置。 - 半導体基板上に形成された半導体装置であって、
前記半導体基板上に形成された縦型電界効果トランジスタであり、共通ドレイン電極、第1のソース電極及び第1のゲート電極を有する第1トランジスタと、
前記半導体基板上に形成された、前記第1トランジスタの寄生トランジスタとは独立した縦型トランジスタであり、
前記共通ドレイン電極に電気的に接続された第1電極、
前記第1のソース電極に電気的に接続された第2電極、及び
前記第1電極と前記第2電極との間の導通を制御する第3電極を有する第2トランジスタと、
前記半導体基板上に形成された縦型電界効果トランジスタであり、共通ドレイン電極、第2のソース電極及び第2のゲート電極を有する第3トランジスタと、
前記半導体基板上に形成された、前記第3トランジスタの寄生トランジスタとは独立した縦型トランジスタであり、
前記共通ドレイン電極に電気的に接続された第4電極、
前記第2のソース電極に電気的に接続された第5電極、及び
前記第4電極と前記第5電極との間の導通を制御する第6電極を有する第4トランジスタと、
前記第1のソース電極と前記第1のゲート電極との間に電気的に接続された第1のダイオードと、
前記第2のソース電極と前記第2のゲート電極との間に電気的に接続された第2のダイオードと、を有し、
前記第3電極は前記第1のソース電極に電気的に接続され、
前記第2トランジスタは、前記半導体装置の通常動作時は前記第1電極から前記第2電極へは導通せず、
前記第2のソース電極と前記第1のゲート電極との間にESDサージ電圧が印加された時は前記第1電極から前記第2電極へ導通し、
前記第6電極は前記第2のソース電極に電気的に接続され、
前記第4トランジスタは、前記半導体装置の通常動作時は前記第4電極から前記第5電極へは導通せず、
前記第1のソース電極と前記第2のゲート電極との間にESDサージ電圧が印加された時は前記第4電極から前記第5電極へ導通し、
前記第2トランジスタ及び前記第4トランジスタは、平面視において前記第1トランジスタと前記第3トランジスタとの間に配置されている
半導体装置。
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US201862629553P | 2018-02-12 | 2018-02-12 | |
US62/629553 | 2018-02-12 | ||
PCT/JP2019/004626 WO2019156215A1 (ja) | 2018-02-12 | 2019-02-08 | 半導体装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JP6604585B1 true JP6604585B1 (ja) | 2019-11-13 |
JPWO2019156215A1 JPWO2019156215A1 (ja) | 2020-02-27 |
Family
ID=67548074
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2019534422A Active JP6604585B1 (ja) | 2018-02-12 | 2019-02-08 | 半導体装置 |
Country Status (4)
Country | Link |
---|---|
US (1) | US10741545B2 (ja) |
JP (1) | JP6604585B1 (ja) |
CN (1) | CN111684609B (ja) |
WO (1) | WO2019156215A1 (ja) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11579645B2 (en) * | 2019-06-21 | 2023-02-14 | Wolfspeed, Inc. | Device design for short-circuitry protection circuitry within transistors |
JP7475569B1 (ja) | 2022-10-27 | 2024-04-26 | ヌヴォトンテクノロジージャパン株式会社 | 半導体装置 |
WO2024090243A1 (ja) * | 2022-10-27 | 2024-05-02 | ヌヴォトンテクノロジージャパン株式会社 | 半導体装置 |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS57133665A (en) * | 1980-12-29 | 1982-08-18 | Thomson Csf | Insulated gate field effect transistor circuit |
JP2002368219A (ja) * | 2001-06-08 | 2002-12-20 | Sanyo Electric Co Ltd | 1チップデュアル型絶縁ゲート型半導体装置 |
JP2009016725A (ja) * | 2007-07-09 | 2009-01-22 | Panasonic Corp | 半導体装置 |
JP2010263032A (ja) * | 2009-05-01 | 2010-11-18 | Mitsubishi Electric Corp | 半導体装置 |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5754380A (en) * | 1995-04-06 | 1998-05-19 | Industrial Technology Research Institute | CMOS output buffer with enhanced high ESD protection capability |
US8575688B2 (en) * | 2009-02-24 | 2013-11-05 | Maxpower Semiconductor, Inc. | Trench device structure and fabrication |
JP5865618B2 (ja) * | 2010-09-21 | 2016-02-17 | 株式会社東芝 | 半導体装置 |
US9761702B2 (en) * | 2014-02-04 | 2017-09-12 | MaxPower Semiconductor | Power MOSFET having planar channel, vertical current path, and top drain electrode |
US9318598B2 (en) * | 2014-05-30 | 2016-04-19 | Texas Instruments Incorporated | Trench MOSFET having reduced gate charge |
JP6221974B2 (ja) * | 2014-07-14 | 2017-11-01 | トヨタ自動車株式会社 | 半導体装置 |
JP6565192B2 (ja) * | 2015-01-15 | 2019-08-28 | 富士電機株式会社 | 半導体装置 |
JP6222140B2 (ja) * | 2015-03-04 | 2017-11-01 | トヨタ自動車株式会社 | 半導体装置 |
WO2018237355A1 (en) * | 2017-06-22 | 2018-12-27 | Maxpower Semiconductor, Inc. | VERTICAL RECTIFIER WITH ADDED INTERMEDIATE REGION |
-
2019
- 2019-02-08 WO PCT/JP2019/004626 patent/WO2019156215A1/ja active Application Filing
- 2019-02-08 CN CN201980011551.9A patent/CN111684609B/zh active Active
- 2019-02-08 JP JP2019534422A patent/JP6604585B1/ja active Active
- 2019-10-02 US US16/591,559 patent/US10741545B2/en active Active
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS57133665A (en) * | 1980-12-29 | 1982-08-18 | Thomson Csf | Insulated gate field effect transistor circuit |
JP2002368219A (ja) * | 2001-06-08 | 2002-12-20 | Sanyo Electric Co Ltd | 1チップデュアル型絶縁ゲート型半導体装置 |
JP2009016725A (ja) * | 2007-07-09 | 2009-01-22 | Panasonic Corp | 半導体装置 |
JP2010263032A (ja) * | 2009-05-01 | 2010-11-18 | Mitsubishi Electric Corp | 半導体装置 |
Also Published As
Publication number | Publication date |
---|---|
US10741545B2 (en) | 2020-08-11 |
WO2019156215A1 (ja) | 2019-08-15 |
US20200035669A1 (en) | 2020-01-30 |
CN111684609B (zh) | 2021-10-19 |
JPWO2019156215A1 (ja) | 2020-02-27 |
CN111684609A (zh) | 2020-09-18 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN106463540B (zh) | 半导体装置 | |
JP6604585B1 (ja) | 半導体装置 | |
US9660071B2 (en) | Semiconductor device | |
US12052014B2 (en) | Semiconductor device | |
US20160163703A1 (en) | Semiconductor device | |
JP2016149502A (ja) | 半導体装置および半導体モジュール | |
US10163890B2 (en) | Semiconductor device | |
JP2003007843A (ja) | 半導体装置 | |
JP6600017B2 (ja) | 半導体装置 | |
US10978446B2 (en) | Semiconductor device | |
JP6619522B1 (ja) | ワイドギャップ半導体装置 | |
US10256232B2 (en) | Semiconductor device including a switching element and a sense diode | |
JP2021048413A (ja) | 半導体装置 | |
US10665713B2 (en) | Silicon carbide semiconductor device | |
US11621279B2 (en) | Semiconductor device having a diode formed in a first trench and a bidirectional zener diode formed in a second trench | |
JP6774529B2 (ja) | 半導体装置および半導体モジュール | |
JP6782213B2 (ja) | 半導体装置 | |
JP7261277B2 (ja) | 半導体装置 | |
WO2023223590A1 (ja) | 半導体チップ | |
JP2023146998A (ja) | 半導体装置 | |
CN118591886A (zh) | 半导体模块和半导体组件 | |
CN115881787A (zh) | 半导体器件及用于制造半导体器件的方法 | |
JP2006310473A (ja) | 半導体装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20190621 |
|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20190621 |
|
A871 | Explanation of circumstances concerning accelerated examination |
Free format text: JAPANESE INTERMEDIATE CODE: A871 Effective date: 20190621 |
|
A975 | Report on accelerated examination |
Free format text: JAPANESE INTERMEDIATE CODE: A971005 Effective date: 20190918 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20190924 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20191004 |
|
R151 | Written notification of patent or utility model registration |
Ref document number: 6604585 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R151 |
|
S111 | Request for change of ownership or part of ownership |
Free format text: JAPANESE INTERMEDIATE CODE: R313113 |
|
SZ03 | Written request for cancellation of trust registration |
Free format text: JAPANESE INTERMEDIATE CODE: R313Z03 |
|
R350 | Written notification of registration of transfer |
Free format text: JAPANESE INTERMEDIATE CODE: R350 |
|
S111 | Request for change of ownership or part of ownership |
Free format text: JAPANESE INTERMEDIATE CODE: R313113 |
|
R350 | Written notification of registration of transfer |
Free format text: JAPANESE INTERMEDIATE CODE: R350 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |