JP6510071B2 - プロセッサベースシステムにおけるメモリ領域への母線の選択的結合 - Google Patents

プロセッサベースシステムにおけるメモリ領域への母線の選択的結合 Download PDF

Info

Publication number
JP6510071B2
JP6510071B2 JP2017553334A JP2017553334A JP6510071B2 JP 6510071 B2 JP6510071 B2 JP 6510071B2 JP 2017553334 A JP2017553334 A JP 2017553334A JP 2017553334 A JP2017553334 A JP 2017553334A JP 6510071 B2 JP6510071 B2 JP 6510071B2
Authority
JP
Japan
Prior art keywords
bus
memory
logic
power
array
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2017553334A
Other languages
English (en)
Japanese (ja)
Other versions
JP2018512683A (ja
JP2018512683A5 (OSRAM
Inventor
イエシュワント・ナガラジュ・コッラ
ニール・シャシャンク・ナテカール
Original Assignee
クアルコム，インコーポレイテッド
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by クアルコム，インコーポレイテッド filed Critical クアルコム，インコーポレイテッド
Publication of JP2018512683A publication Critical patent/JP2018512683A/ja
Publication of JP2018512683A5 publication Critical patent/JP2018512683A5/ja
Application granted granted Critical
Publication of JP6510071B2 publication Critical patent/JP6510071B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02J—CIRCUIT ARRANGEMENTS OR SYSTEMS FOR SUPPLYING OR DISTRIBUTING ELECTRIC POWER; SYSTEMS FOR STORING ELECTRIC ENERGY
    • H02J1/00—Circuit arrangements for DC mains or DC distribution networks
    • H02J1/10—Parallel operation of DC sources
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/263—Arrangements for using multiple switchable power supplies, e.g. battery and AC
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
    • G06F1/3234—Power saving characterised by the action undertaken
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
    • G06F1/3234—Power saving characterised by the action undertaken
    • G06F1/3287—Power saving characterised by the action undertaken by switching off individual functional units in the computer system
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C5/00—Details of stores covered by group G11C11/00
    • G11C5/06—Arrangements for interconnecting storage elements electrically, e.g. by wiring
    • G11C5/063—Voltage and signal distribution in integrated semi-conductor memory access lines, e.g. word-line, bit-line, cross-over resistance, propagation delay
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C5/00—Details of stores covered by group G11C11/00
    • G11C5/14—Power supply arrangements, e.g. power down, chip selection or deselection, layout of wirings or power grids, or multiple supply levels
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C5/00—Details of stores covered by group G11C11/00
    • G11C5/14—Power supply arrangements, e.g. power down, chip selection or deselection, layout of wirings or power grids, or multiple supply levels
    • G11C5/147—Voltage reference generators, voltage or current regulators; Internally lowered supply levels; Compensation for voltage drops
    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02J—CIRCUIT ARRANGEMENTS OR SYSTEMS FOR SUPPLYING OR DISTRIBUTING ELECTRIC POWER; SYSTEMS FOR STORING ELECTRIC ENERGY
    • H02J1/00—Circuit arrangements for DC mains or DC distribution networks
    • H02J1/08—Three-wire systems; Systems having more than three wires
    • H02J1/082—Plural DC voltage, e.g. DC supply voltage with at least two different DC voltage levels
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • Power Sources (AREA)
  • Direct Current Feeding And Distribution (AREA)
  • Electronic Switches (AREA)
JP2017553334A 2015-04-15 2016-04-13 プロセッサベースシステムにおけるメモリ領域への母線の選択的結合 Active JP6510071B2 (ja)

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
US201562147862P 2015-04-15 2015-04-15
US62/147,862 2015-04-15
US15/087,377 US9977480B2 (en) 2015-04-15 2016-03-31 Selective coupling of power rails to a memory domain(s) in a processor-based system
US15/087,377 2016-03-31
PCT/US2016/027197 WO2016168238A1 (en) 2015-04-15 2016-04-13 Selective coupling of power rails to a memory domain(s) in a processor-based system

Publications (3)

Publication Number Publication Date
JP2018512683A JP2018512683A (ja) 2018-05-17
JP2018512683A5 JP2018512683A5 (OSRAM) 2018-07-26
JP6510071B2 true JP6510071B2 (ja) 2019-05-08

Family

ID=55802526

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2017553334A Active JP6510071B2 (ja) 2015-04-15 2016-04-13 プロセッサベースシステムにおけるメモリ領域への母線の選択的結合

Country Status (5)

Country Link
US (1) US9977480B2 (OSRAM)
EP (2) EP3283936A1 (OSRAM)
JP (1) JP6510071B2 (OSRAM)
CN (2) CN107430422B (OSRAM)
WO (2) WO2016168238A1 (OSRAM)

Families Citing this family (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10050448B2 (en) 2015-04-15 2018-08-14 Qualcomm Incorporated Providing current cross-conduction protection in a power rail control system
US10684671B2 (en) * 2016-05-27 2020-06-16 Qualcomm Incorporated Adaptively controlling drive strength of multiplexed power from supply power rails in a power multiplexing system to a powered circuit
US10317968B2 (en) * 2017-03-28 2019-06-11 Qualcomm Incorporated Power multiplexing with an active load
US10529407B2 (en) 2017-07-20 2020-01-07 Samsung Electronics Co., Ltd. Memory device including a plurality of power rails and method of operating the same
US10535394B2 (en) 2017-07-20 2020-01-14 Samsung Electronics Co., Ltd. Memory device including dynamic voltage and frequency scaling switch and method of operating the same
US10607660B2 (en) 2017-07-20 2020-03-31 Samsung Electronics Co., Ltd. Nonvolatile memory device and operating method of the same
US10852807B2 (en) 2018-02-01 2020-12-01 Microsoft Technology Licensing, Llc Hybrid powering off of storage component memory cells
EP3587282A1 (en) * 2018-06-21 2020-01-01 Airbus Oneweb Satellites SAS Satellite control apparatuses and methods
KR102627594B1 (ko) * 2018-09-18 2024-01-22 삼성전자주식회사 복수의 입력 전압에 기초하여 전압을 출력하는 전자 회로
US10446196B1 (en) 2018-10-18 2019-10-15 Qualcomm Incorporated Flexible power sequencing for dual-power memory
US11307644B2 (en) 2019-07-25 2022-04-19 Apple Inc. Cross-domain power control circuit
DE102020101438A1 (de) * 2020-01-22 2021-07-22 Connaught Electronics Ltd. Elektronische Recheneinrichtung für ein Kraftfahrzeug mit einer Schaltung, die über eine Steuereinrichtung außerhalb der Recheneinrichtung mit einer Spannung versorgt wird, Anordnung sowie Verfahren
US12314116B2 (en) 2020-07-31 2025-05-27 Qualcomm Incorporated Systems and methods for adaptive power multiplexing
US12119040B2 (en) 2022-03-21 2024-10-15 Taiwan Semiconductor Manufacturing Company, Ltd. Memory power control by enable circuit
US12228952B2 (en) * 2022-05-02 2025-02-18 Apple Inc. Electronic devices having complementary current mirror circuitry
CN118588138A (zh) * 2023-03-01 2024-09-03 美光科技公司 电压触发的性能节制
US12341497B2 (en) 2023-06-23 2025-06-24 Qualcomm Incorporated Power multiplexer
US12499917B2 (en) * 2024-01-30 2025-12-16 Arm Limited Inrush current management in a memory array
US20250377701A1 (en) * 2024-06-10 2025-12-11 Qualcomm Incorporated Heterogeneous processor-based system for dynamically coupling power and clock to a last level cache

Family Cites Families (38)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2833293B2 (ja) * 1991-09-20 1998-12-09 日本電気株式会社 直流電源切替装置
US6281724B1 (en) * 1998-11-17 2001-08-28 Analog Devices, Inc. Circuit for partial power-down on dual voltage supply integrated circuits
KR100582380B1 (ko) 1999-06-30 2006-05-23 주식회사 하이닉스반도체 동작모드에 따라 선별적으로 파워를 공급하는 파워공급장치
JP2001268814A (ja) 2000-03-17 2001-09-28 Internatl Business Mach Corp <Ibm> 電源供給装置、電気機器および電力供給方法
DE10120790A1 (de) 2001-04-27 2002-11-21 Infineon Technologies Ag Schaltungsanordnung zur Verringerung der Versorgungsspannung eines Schaltungsteils sowie Verfahren zum Aktivieren eines Schaltungsteils
US7498836B1 (en) 2003-09-19 2009-03-03 Xilinx, Inc. Programmable low power modes for embedded memory blocks
WO2005119532A2 (en) 2004-06-04 2005-12-15 The Regents Of The University Of California Low-power fpga circuits and methods
US7589584B1 (en) 2005-04-01 2009-09-15 Altera Corporation Programmable voltage regulator with dynamic recovery circuits
KR20080042770A (ko) 2005-05-19 2008-05-15 엔엑스피 비 브이 개선된 전압 제한 회로를 포함하는 트랜스폰더 및 그 작동방법과 프로그램 요소
US20070210750A1 (en) 2006-03-08 2007-09-13 Samsung Electronics Co., Ltd. Power supply device and power supplying method for power supply device
US7630270B2 (en) 2006-08-21 2009-12-08 Texas Instruments Incorporated Dual mode SRAM architecture for voltage scaling and power management
US7673160B2 (en) * 2006-10-19 2010-03-02 International Business Machines Corporation System and method of power management for computer processor systems
US7737720B2 (en) 2007-05-03 2010-06-15 Arm Limited Virtual power rail modulation within an integrated circuit
FR2916288B1 (fr) 2007-05-18 2009-08-21 Commissariat Energie Atomique Dispositif d'alimentation d'un circuit electronique et circuit electronique
TWI349842B (en) 2007-12-12 2011-10-01 Univ Nat Chiao Tung Self-aware adaptive power control system
US8183713B2 (en) * 2007-12-21 2012-05-22 Qualcomm Incorporated System and method of providing power using switching circuits
US8139436B2 (en) * 2009-03-17 2012-03-20 Taiwan Semiconductor Manufacturing Company, Ltd. Integrated circuits, systems, and methods for reducing leakage currents in a retention mode
US8406075B2 (en) 2009-04-03 2013-03-26 Taiwan Semiconductor Manufacturing Company, Ltd. Ultra-low leakage memory architecture
WO2011031888A1 (en) * 2009-09-09 2011-03-17 Marvell World Trade Ltd. Memory with multiple power supplies and/or multiple low power modes
US8423946B1 (en) 2010-05-25 2013-04-16 Marvell International Ltd. Circuitry having programmable power rails, architectures, apparatuses, and systems including the same, and methods and algorithms for programming and/or configuring power rails in an integrated circuit
FR2967796A1 (fr) 2010-11-18 2012-05-25 St Microelectronics Sa Procede et systeme de gestion de l'alimentation d'un composant, par exemple un processeur et d'une memoire, par exemple une memoire cache dudit processeur
US9337660B1 (en) 2011-12-13 2016-05-10 Marvell Israel (M.I.S.L) Ltd. Switching arrangement for power supply from multiple power sources
CN103377692B (zh) * 2012-04-25 2016-01-20 联发科技股份有限公司 用于双功率存储器的预解码器及双功率存储器
KR102038041B1 (ko) 2012-08-31 2019-11-26 에스케이하이닉스 주식회사 전원 선택 회로
US9299394B2 (en) 2012-10-04 2016-03-29 Broadcom Corporation Method and circuit for reducing current surge
JP5886732B2 (ja) * 2012-12-04 2016-03-16 東芝三菱電機産業システム株式会社 電源切換装置
US9484917B2 (en) 2012-12-18 2016-11-01 Intel Corporation Digital clamp for state retention
TWI459189B (zh) * 2012-12-27 2014-11-01 Giga Byte Tech Co Ltd 主機板及其電源管理方法
JP6079790B2 (ja) 2013-01-15 2017-02-15 日本電気株式会社 電力ネットワークシステムの運用方法
KR102088808B1 (ko) 2013-04-19 2020-03-13 삼성전자주식회사 듀얼 파워 레일을 포함하는 시스템 온 칩 및 그것의 전압 공급 방법
US9059696B1 (en) 2013-08-01 2015-06-16 Altera Corporation Interposer with programmable power gating granularity
US9768160B2 (en) * 2013-08-09 2017-09-19 Infineon Technologies Austria Ag Semiconductor device, electronic circuit and method for switching high voltages
US20150067290A1 (en) 2013-09-04 2015-03-05 Qualcomm Incorporated Memory access time tracking in dual-rail systems
US9423865B2 (en) 2013-09-13 2016-08-23 Globalfoundries Inc. Accelerating microprocessor core wake up via charge from capacitance tank without introducing noise on power grid of running microprocessor cores
US9825468B1 (en) 2014-12-30 2017-11-21 GLF Integrated Power, Inc. Methods and apparatus for an automatic input selecting power path switch
CN204190484U (zh) * 2014-11-03 2015-03-04 合肥宝龙达信息技术有限公司 一种供电切换电路
US10050448B2 (en) 2015-04-15 2018-08-14 Qualcomm Incorporated Providing current cross-conduction protection in a power rail control system
US10684671B2 (en) 2016-05-27 2020-06-16 Qualcomm Incorporated Adaptively controlling drive strength of multiplexed power from supply power rails in a power multiplexing system to a powered circuit

Also Published As

Publication number Publication date
WO2016168695A1 (en) 2016-10-20
JP2018512683A (ja) 2018-05-17
US20160306412A1 (en) 2016-10-20
CN107431354B (zh) 2020-07-10
CN107431354A (zh) 2017-12-01
US9977480B2 (en) 2018-05-22
CN107430422A (zh) 2017-12-01
CN107430422B (zh) 2020-06-23
WO2016168238A1 (en) 2016-10-20
EP3283936A1 (en) 2018-02-21
EP3283937A1 (en) 2018-02-21
EP3283937B1 (en) 2019-01-09

Similar Documents

Publication Publication Date Title
JP6510071B2 (ja) プロセッサベースシステムにおけるメモリ領域への母線の選択的結合
US10050448B2 (en) Providing current cross-conduction protection in a power rail control system
US10684671B2 (en) Adaptively controlling drive strength of multiplexed power from supply power rails in a power multiplexing system to a powered circuit
US10171080B2 (en) Voltage level shifter (VLS) circuits employing a pre-conditioning circuit for pre-conditioning an input signal to be voltage level shifted in response to a pre-charge phase
US20180033465A1 (en) Wordline negative boost write-assist circuits for memory bit cells employing a p-type field-effect transistor (pfet) write port(s), and related systems and methods
US9960596B2 (en) Automatic voltage switching circuit for selecting a higher voltage of multiple supply voltages to provide as an output voltage
CN107636966B (zh) 使用预处理电路的电压电平移位器与相关系统和方法
WO2015133987A1 (en) High voltage tolerant word-line driver
JP6639391B2 (ja) メモリ読取りアクセス中のパワーグリッチを低減するためのスタティックランダムアクセスメモリ（ｓｒａｍ）グローバルビット線回路、ならびに関連する方法およびシステム
US9608637B2 (en) Dynamic voltage level shifters employing pulse generation circuits, and related systems and methods
US10291211B2 (en) Adaptive pulse generation circuits for clocking pulse latches with minimum hold time
EP3335093B1 (en) Switched power control circuits for controlling the rate of providing voltages to powered circuits, and related systems and methods

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20171017

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20180614

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20180614

A871 Explanation of circumstances concerning accelerated examination

Free format text: JAPANESE INTERMEDIATE CODE: A871

Effective date: 20180614

A975 Report on accelerated examination

Free format text: JAPANESE INTERMEDIATE CODE: A971005

Effective date: 20180627

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20181023

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20181112

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20190212

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20190304

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20190403

R150 Certificate of patent or registration of utility model

Ref document number: 6510071

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250