JP6437518B2 - マルチ位相分周器(multi−phasedivider)と位相ロックループとを有する局所発振器(lo)ジェネレータ - Google Patents
マルチ位相分周器(multi−phasedivider)と位相ロックループとを有する局所発振器(lo)ジェネレータ Download PDFInfo
- Publication number
- JP6437518B2 JP6437518B2 JP2016501309A JP2016501309A JP6437518B2 JP 6437518 B2 JP6437518 B2 JP 6437518B2 JP 2016501309 A JP2016501309 A JP 2016501309A JP 2016501309 A JP2016501309 A JP 2016501309A JP 6437518 B2 JP6437518 B2 JP 6437518B2
- Authority
- JP
- Japan
- Prior art keywords
- signal
- divided
- divider
- frequency
- phase
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
- H04B1/06—Receivers
- H04B1/16—Circuits
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
- H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/099—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
- Transceivers (AREA)
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US13/828,879 US9276622B2 (en) | 2013-03-14 | 2013-03-14 | Local oscillator (LO) generator with multi-phase divider and phase locked loop |
| US13/828,879 | 2013-03-14 | ||
| PCT/US2014/023667 WO2014150575A1 (en) | 2013-03-14 | 2014-03-11 | Local oscillator (lo) generator with multi-phase divider and phase locked loop |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2016517215A JP2016517215A (ja) | 2016-06-09 |
| JP2016517215A5 JP2016517215A5 (enExample) | 2017-03-23 |
| JP6437518B2 true JP6437518B2 (ja) | 2018-12-12 |
Family
ID=50434294
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2016501309A Expired - Fee Related JP6437518B2 (ja) | 2013-03-14 | 2014-03-11 | マルチ位相分周器(multi−phasedivider)と位相ロックループとを有する局所発振器(lo)ジェネレータ |
Country Status (6)
| Country | Link |
|---|---|
| US (1) | US9276622B2 (enExample) |
| EP (1) | EP2974028A1 (enExample) |
| JP (1) | JP6437518B2 (enExample) |
| KR (1) | KR20150128954A (enExample) |
| CN (1) | CN105191142B (enExample) |
| WO (1) | WO2014150575A1 (enExample) |
Families Citing this family (14)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US10033514B2 (en) * | 2013-10-09 | 2018-07-24 | Telefonaktiebolaget Lm Ericsson (Publ) | Method and apparatus for preventing transmitter leakage |
| KR102222622B1 (ko) * | 2014-12-19 | 2021-03-05 | 에스케이하이닉스 주식회사 | 지연 고정 루프 회로 |
| US10986658B2 (en) * | 2015-08-14 | 2021-04-20 | Lenovo Innovations Limited (Hong Kong) | Uplink/downlink scheduling in a wireless communication system |
| US10152879B2 (en) * | 2015-11-10 | 2018-12-11 | Industrial Technology Research Institute | Method, apparatus, and system for monitoring manufacturing equipment |
| CN106788407B (zh) * | 2016-12-05 | 2018-10-19 | 清华大学 | 一种支持多协议的锁相环 |
| CN108880533A (zh) * | 2017-05-08 | 2018-11-23 | 晨星半导体股份有限公司 | 相位校准方法及相关的锁相回路电路 |
| CN111095800B (zh) * | 2017-09-28 | 2025-08-08 | 英特尔公司 | 用于确定本地振荡器信号的相位连续性的方法和电路以及本地振荡器信号生成电路 |
| EP3477864B1 (en) * | 2017-10-31 | 2020-07-08 | Nxp B.V. | Apparatus comprising a phase-locked loop |
| US10291242B1 (en) * | 2018-05-30 | 2019-05-14 | Qualcomm Incorporated | Local oscillator (LO) phase continuity |
| KR102618561B1 (ko) * | 2018-07-16 | 2023-12-27 | 삼성전자주식회사 | 로컬 오실레이터를 포함하는 rf 집적 회로 및 그 동작 방법 |
| KR20200068312A (ko) * | 2018-12-05 | 2020-06-15 | 에스케이하이닉스 주식회사 | 위상 고정 루프 |
| CN113632395B (zh) * | 2019-03-29 | 2023-05-12 | 华为技术有限公司 | 一种信号处理装置及信号处理方法 |
| US11264995B1 (en) | 2020-10-26 | 2022-03-01 | Qualcomm Incorporated | System and method for maintaining local oscillator (LO) phase continuity |
| WO2023097508A1 (zh) * | 2021-11-30 | 2023-06-08 | 华为技术有限公司 | 一种锁相环、射频收发机及通信设备 |
Family Cites Families (16)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5014061A (en) | 1989-04-24 | 1991-05-07 | Technology Research International | Adaptive multifrequency signal combining system |
| JPH0758635A (ja) * | 1993-08-18 | 1995-03-03 | Kanebo Ltd | 周波数シンセサイザ |
| JPH0774671A (ja) | 1993-09-03 | 1995-03-17 | Alps Electric Co Ltd | 送受信機の発振回路及びpllic |
| US5761615A (en) * | 1995-05-31 | 1998-06-02 | Motorola, Inc. | Wide band zero if quadrature demodulator using a intermediate frequency and a single local oscillator |
| US6005443A (en) * | 1998-03-19 | 1999-12-21 | Conexant Systems, Inc. | Phase locked loop frequency synthesizer for multi-band application |
| US6084481A (en) | 1999-04-26 | 2000-07-04 | Hewlett-Packard Company | Phase locking method and apparatus using switched drive signal |
| JP2001086024A (ja) * | 1999-09-10 | 2001-03-30 | Matsushita Electric Ind Co Ltd | 無線回路及び無線通信装置 |
| US20030203722A1 (en) | 2002-04-30 | 2003-10-30 | Karlquist Richard K. | Method of reducing power consumption in a radio receiver |
| JP4298468B2 (ja) * | 2003-10-31 | 2009-07-22 | シャープ株式会社 | 周波数変換回路、無線周波受信機、および無線周波トランシーバ |
| US7132864B1 (en) | 2003-12-22 | 2006-11-07 | Lattice Semiconductor Corporation | Method for configuring multiple-output phase-locked loop frequency synthesizer |
| KR100689832B1 (ko) | 2005-06-21 | 2007-03-08 | 삼성전자주식회사 | 위상 동기 루프 및 방법 |
| DE102006028966B4 (de) * | 2005-06-21 | 2016-03-24 | Samsung Electronics Co., Ltd. | Phasenregelkreisschaltung, Verfahren zum Verriegeln der Phase, Speicherbauelement und Speichersystem |
| JP2007116247A (ja) * | 2005-10-18 | 2007-05-10 | Sharp Corp | 直交信号発生回路並びにそれを備えた受信チューナおよび通信機器 |
| US7848474B2 (en) | 2007-07-09 | 2010-12-07 | Cortina Systems, Inc. | Signal timing phase selection and timing acquisition apparatus and techniques |
| US7616064B2 (en) | 2008-02-28 | 2009-11-10 | Noshir Dubash | Digital synthesizer for low power location receivers |
| US8744380B2 (en) * | 2011-03-17 | 2014-06-03 | Harris Corporation | Unified frequency synthesizer for direct conversion receiver or transmitter |
-
2013
- 2013-03-14 US US13/828,879 patent/US9276622B2/en active Active
-
2014
- 2014-03-11 EP EP14715181.5A patent/EP2974028A1/en not_active Withdrawn
- 2014-03-11 WO PCT/US2014/023667 patent/WO2014150575A1/en not_active Ceased
- 2014-03-11 JP JP2016501309A patent/JP6437518B2/ja not_active Expired - Fee Related
- 2014-03-11 KR KR1020157028571A patent/KR20150128954A/ko not_active Ceased
- 2014-03-11 CN CN201480012312.2A patent/CN105191142B/zh not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| EP2974028A1 (en) | 2016-01-20 |
| KR20150128954A (ko) | 2015-11-18 |
| CN105191142A (zh) | 2015-12-23 |
| JP2016517215A (ja) | 2016-06-09 |
| CN105191142B (zh) | 2018-09-28 |
| US9276622B2 (en) | 2016-03-01 |
| WO2014150575A1 (en) | 2014-09-25 |
| US20140273904A1 (en) | 2014-09-18 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP6437518B2 (ja) | マルチ位相分周器(multi−phasedivider)と位相ロックループとを有する局所発振器(lo)ジェネレータ | |
| KR102219763B1 (ko) | 불연속 방식으로 동작하는 로컬 발진기 생성기에 대한 위상 검출 및 정정 | |
| CN104160631B (zh) | 用于无线设备的以时分双工模式的频率合成器架构 | |
| US9356769B2 (en) | Synchronous reset and phase detecting for interchain local oscillator (LO) divider phase alignment | |
| US9692396B2 (en) | Ring oscillator architecture with controlled sensitivity to supply voltage | |
| US11264995B1 (en) | System and method for maintaining local oscillator (LO) phase continuity | |
| US9490784B2 (en) | Apparatus and method for generating quadrupled reference clock from single ended crystal oscillator | |
| US9455716B2 (en) | Reconfigurable fractional divider | |
| US8363703B2 (en) | System and method for phase detection | |
| US9379749B2 (en) | VCO-coupling mitigation in a multiple-carrier, carrier aggregation receiver | |
| US20160099729A1 (en) | Apparatus and method for quadrupling frequency of reference clock |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20170214 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20170214 |
|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20180312 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20180410 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20180524 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20181016 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20181114 |
|
| R150 | Certificate of patent or registration of utility model |
Ref document number: 6437518 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
| LAPS | Cancellation because of no payment of annual fees |