JP6341852B2 - 半導体装置及びそれを備えた半導体システム - Google Patents
半導体装置及びそれを備えた半導体システム Download PDFInfo
- Publication number
- JP6341852B2 JP6341852B2 JP2014266206A JP2014266206A JP6341852B2 JP 6341852 B2 JP6341852 B2 JP 6341852B2 JP 2014266206 A JP2014266206 A JP 2014266206A JP 2014266206 A JP2014266206 A JP 2014266206A JP 6341852 B2 JP6341852 B2 JP 6341852B2
- Authority
- JP
- Japan
- Prior art keywords
- level
- voltage
- module
- signal
- circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
- H04L25/0264—Arrangements for coupling to transmission lines
- H04L25/0272—Arrangements for coupling to multiple lines, e.g. for differential transmission
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Semiconductor Integrated Circuits (AREA)
- Power Sources (AREA)
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2014266206A JP6341852B2 (ja) | 2014-12-26 | 2014-12-26 | 半導体装置及びそれを備えた半導体システム |
| US14/925,366 US9819518B2 (en) | 2014-12-26 | 2015-10-28 | Semiconductor device, semiconductor system including the same, and control method of semiconductor device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2014266206A JP6341852B2 (ja) | 2014-12-26 | 2014-12-26 | 半導体装置及びそれを備えた半導体システム |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2016126488A JP2016126488A (ja) | 2016-07-11 |
| JP2016126488A5 JP2016126488A5 (enExample) | 2017-07-06 |
| JP6341852B2 true JP6341852B2 (ja) | 2018-06-13 |
Family
ID=56165500
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2014266206A Active JP6341852B2 (ja) | 2014-12-26 | 2014-12-26 | 半導体装置及びそれを備えた半導体システム |
Country Status (2)
| Country | Link |
|---|---|
| US (1) | US9819518B2 (enExample) |
| JP (1) | JP6341852B2 (enExample) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US10839730B2 (en) | 2018-10-18 | 2020-11-17 | Samsung Display Co., Ltd. | Communication device, display device test system using the same, and display device test method using the communication device |
Families Citing this family (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN107077442A (zh) * | 2014-11-14 | 2017-08-18 | 瑞萨电子株式会社 | 半导体器件及其控制方法 |
| JP6341852B2 (ja) * | 2014-12-26 | 2018-06-13 | ルネサスエレクトロニクス株式会社 | 半導体装置及びそれを備えた半導体システム |
| JPWO2022224815A1 (enExample) | 2021-04-19 | 2022-10-27 | ||
| US11824534B2 (en) | 2021-11-16 | 2023-11-21 | Xilinx, Inc. | Transmit driver architecture with a jtag configuration mode, extended equalization range, and multiple power supply domains |
Family Cites Families (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2010055472A (ja) * | 2008-08-29 | 2010-03-11 | Internatl Business Mach Corp <Ibm> | シリアルバスシステム、ハングアップスレーブ特定方法及びハングアップスレーブ特定プログラム |
| JP2010154615A (ja) | 2008-12-24 | 2010-07-08 | Toshiba Lighting & Technology Corp | 電源電圧供給システム |
| JP2010183533A (ja) * | 2009-02-09 | 2010-08-19 | Toshiba Corp | 半導体集積装置 |
| US9124557B2 (en) * | 2010-05-20 | 2015-09-01 | Kandou Labs, S.A. | Methods and systems for chip-to-chip communication with reduced simultaneous switching noise |
| US9000675B2 (en) * | 2010-09-21 | 2015-04-07 | Avago Technologies General Ip (Singapore) Pte. Ltd. | Transmitting and receiving digital and analog signals across an isolator |
| GB2497967B (en) * | 2011-12-23 | 2018-02-21 | Reinhausen Maschf Scheubeck | Fault-tolerant control systems |
| JP5912808B2 (ja) * | 2012-04-25 | 2016-04-27 | ルネサスエレクトロニクス株式会社 | 半導体装置 |
| KR20130132169A (ko) * | 2012-05-25 | 2013-12-04 | 페어차일드코리아반도체 주식회사 | 스위치 제어 장치, 이를 포함하는 전력 공급 장치, 및 그 구동 방법 |
| JP6341852B2 (ja) * | 2014-12-26 | 2018-06-13 | ルネサスエレクトロニクス株式会社 | 半導体装置及びそれを備えた半導体システム |
-
2014
- 2014-12-26 JP JP2014266206A patent/JP6341852B2/ja active Active
-
2015
- 2015-10-28 US US14/925,366 patent/US9819518B2/en active Active
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US10839730B2 (en) | 2018-10-18 | 2020-11-17 | Samsung Display Co., Ltd. | Communication device, display device test system using the same, and display device test method using the communication device |
Also Published As
| Publication number | Publication date |
|---|---|
| US9819518B2 (en) | 2017-11-14 |
| JP2016126488A (ja) | 2016-07-11 |
| US20160191044A1 (en) | 2016-06-30 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP6341852B2 (ja) | 半導体装置及びそれを備えた半導体システム | |
| US6809546B2 (en) | On-chip termination apparatus in semiconductor integrated circuit, and method for controlling the same | |
| US8050129B2 (en) | E-fuse apparatus for controlling reference voltage required for programming/reading e-fuse macro in an integrated circuit via switch device in the same integrated circuit | |
| US20180212796A1 (en) | Circuit device, electronic device, and cable harness | |
| US12316316B2 (en) | Interface system and memory system including the same | |
| JP4988671B2 (ja) | シリアルバスシステム及びハングアップスレーブリセット方法 | |
| JP6205505B2 (ja) | 半導体装置及びその制御方法 | |
| US10747360B2 (en) | Display device and driver thereof | |
| US20210294504A1 (en) | Memory system | |
| US9859869B1 (en) | Output circuit using calibration circuit, and semiconductor device and system including the same | |
| JP6908182B2 (ja) | 駆動回路、駆動方法および半導体システム | |
| JP6426031B2 (ja) | 半導体装置及びその制御方法 | |
| JP2003124798A (ja) | 半導体装置 | |
| US20150061734A1 (en) | Interface circuit | |
| US7915930B2 (en) | Dual power-up signal generator for stabilizing an internal voltage generator | |
| US20160254931A1 (en) | Termination circuit, and interface circuit and system including the same | |
| CN107844446B (zh) | 经由电压轨斜升时序来配置用于双电压输入/输出垫单元的默认电压电平 | |
| US9507361B2 (en) | Initialization signal generation circuits and semiconductor devices including the same | |
| JP6900780B2 (ja) | 回路装置、電子機器及びケーブルハーネス | |
| JP4421791B2 (ja) | レベルシフト回路 | |
| US10025743B2 (en) | Semiconductor device, semiconductor system including same, and semiconductor device control method | |
| CN219436662U (zh) | 电源监测电路、电源管理系统和存储主控芯片 | |
| US20080265827A1 (en) | Step motor driving circuits | |
| US20080265941A1 (en) | Driving circuits | |
| US8629696B2 (en) | Semiconductor device and level shifting circuit for the same |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20170526 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20170526 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20180403 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20180419 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20180508 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20180515 |
|
| R150 | Certificate of patent or registration of utility model |
Ref document number: 6341852 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |