JP6341203B2 - Semiconductor device - Google Patents

Semiconductor device Download PDF

Info

Publication number
JP6341203B2
JP6341203B2 JP2015522807A JP2015522807A JP6341203B2 JP 6341203 B2 JP6341203 B2 JP 6341203B2 JP 2015522807 A JP2015522807 A JP 2015522807A JP 2015522807 A JP2015522807 A JP 2015522807A JP 6341203 B2 JP6341203 B2 JP 6341203B2
Authority
JP
Japan
Prior art keywords
wire
semiconductor device
epoxy resin
electrode pad
resin composition
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2015522807A
Other languages
Japanese (ja)
Other versions
JPWO2014203777A1 (en
Inventor
慎吾 伊藤
慎吾 伊藤
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sumitomo Bakelite Co Ltd
Original Assignee
Sumitomo Bakelite Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sumitomo Bakelite Co Ltd filed Critical Sumitomo Bakelite Co Ltd
Publication of JPWO2014203777A1 publication Critical patent/JPWO2014203777A1/en
Application granted granted Critical
Publication of JP6341203B2 publication Critical patent/JP6341203B2/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02Bonding areas ; Manufacturing methods related thereto
    • H01L24/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495Lead-frames or other flat leads
    • H01L23/49579Lead-frames or other flat leads characterised by the materials of the lead frames or layers thereon
    • H01L23/49582Metallic layers on lead frames
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/564Details not otherwise provided for, e.g. protection against moisture
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/0212Auxiliary members for bonding areas, e.g. spacers
    • H01L2224/02122Auxiliary members for bonding areas, e.g. spacers being formed on the semiconductor or solid-state body
    • H01L2224/02163Auxiliary members for bonding areas, e.g. spacers being formed on the semiconductor or solid-state body on the bonding area
    • H01L2224/02165Reinforcing structures
    • H01L2224/02166Collar structures
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/04042Bonding areas specifically adapted for wire connectors, e.g. wirebond pads
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001Internal layers
    • H01L2224/0501Shape
    • H01L2224/05012Shape in top view
    • H01L2224/05014Shape in top view being square
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001Internal layers
    • H01L2224/05099Material
    • H01L2224/051Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05117Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/05124Aluminium [Al] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/0555Shape
    • H01L2224/05552Shape in top view
    • H01L2224/05554Shape in top view being square
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/0556Disposition
    • H01L2224/05567Disposition the external layer being at least partially embedded in the surface
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/05599Material
    • H01L2224/056Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05617Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/05624Aluminium [Al] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/05599Material
    • H01L2224/056Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05638Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/05639Silver [Ag] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/05599Material
    • H01L2224/056Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05638Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/05644Gold [Au] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/05599Material
    • H01L2224/056Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05663Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/05664Palladium [Pd] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/06Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • H01L2224/061Disposition
    • H01L2224/0612Layout
    • H01L2224/0613Square or rectangular array
    • H01L2224/06131Square or rectangular array being uniform, i.e. having a uniform pitch across the array
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/06Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • H01L2224/061Disposition
    • H01L2224/0612Layout
    • H01L2224/0613Square or rectangular array
    • H01L2224/06134Square or rectangular array covering only portions of the surface to be connected
    • H01L2224/06135Covering only the peripheral area of the surface to be connected, i.e. peripheral arrangements
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/06Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • H01L2224/061Disposition
    • H01L2224/0612Layout
    • H01L2224/0615Mirror array, i.e. array having only a reflection symmetry, i.e. bilateral symmetry
    • H01L2224/06154Mirror array, i.e. array having only a reflection symmetry, i.e. bilateral symmetry covering only portions of the surface to be connected
    • H01L2224/06155Covering only the peripheral area of the surface to be connected, i.e. peripheral arrangements
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32135Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/32145Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32245Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45139Silver (Ag) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45144Gold (Au) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45147Copper (Cu) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45163Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/45164Palladium (Pd) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48135Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/48145Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/48463Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
    • H01L2224/48464Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area also being a ball bond, i.e. ball-to-ball
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/48463Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
    • H01L2224/48465Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485Material
    • H01L2224/48505Material at the bonding interface
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485Material
    • H01L2224/48505Material at the bonding interface
    • H01L2224/48599Principal constituent of the connecting portion of the wire connector being Gold (Au)
    • H01L2224/486Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/48617Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950 °C
    • H01L2224/48624Aluminium (Al) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485Material
    • H01L2224/48505Material at the bonding interface
    • H01L2224/48599Principal constituent of the connecting portion of the wire connector being Gold (Au)
    • H01L2224/486Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/48638Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/48639Silver (Ag) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485Material
    • H01L2224/48505Material at the bonding interface
    • H01L2224/48599Principal constituent of the connecting portion of the wire connector being Gold (Au)
    • H01L2224/486Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/48638Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/48644Gold (Au) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485Material
    • H01L2224/48505Material at the bonding interface
    • H01L2224/48599Principal constituent of the connecting portion of the wire connector being Gold (Au)
    • H01L2224/486Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/48663Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/48664Palladium (Pd) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485Material
    • H01L2224/48505Material at the bonding interface
    • H01L2224/48799Principal constituent of the connecting portion of the wire connector being Copper (Cu)
    • H01L2224/488Principal constituent of the connecting portion of the wire connector being Copper (Cu) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/48817Principal constituent of the connecting portion of the wire connector being Copper (Cu) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950 °C
    • H01L2224/48824Aluminium (Al) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485Material
    • H01L2224/48505Material at the bonding interface
    • H01L2224/48799Principal constituent of the connecting portion of the wire connector being Copper (Cu)
    • H01L2224/488Principal constituent of the connecting portion of the wire connector being Copper (Cu) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/48838Principal constituent of the connecting portion of the wire connector being Copper (Cu) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/48839Silver (Ag) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485Material
    • H01L2224/48505Material at the bonding interface
    • H01L2224/48799Principal constituent of the connecting portion of the wire connector being Copper (Cu)
    • H01L2224/488Principal constituent of the connecting portion of the wire connector being Copper (Cu) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/48838Principal constituent of the connecting portion of the wire connector being Copper (Cu) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/48844Gold (Au) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485Material
    • H01L2224/48505Material at the bonding interface
    • H01L2224/48799Principal constituent of the connecting portion of the wire connector being Copper (Cu)
    • H01L2224/488Principal constituent of the connecting portion of the wire connector being Copper (Cu) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/48863Principal constituent of the connecting portion of the wire connector being Copper (Cu) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/48864Palladium (Pd) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/4912Layout
    • H01L2224/49171Fan-out arrangements
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73265Layer and wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/85053Bonding environment
    • H01L2224/85054Composition of the atmosphere
    • H01L2224/85075Composition of the atmosphere being inert
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/8538Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/85399Material
    • H01L2224/854Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/85438Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/85444Gold (Au) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/93Batch processes
    • H01L2224/94Batch processes at wafer-level, i.e. with connecting carried out on a wafer comprising a plurality of undiced individual devices
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/28Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3121Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
    • H01L23/3128Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation the substrate having spherical bumps for external connection
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/065Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L25/0657Stacked arrangements of devices
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/1015Shape
    • H01L2924/1016Shape being a cuboid
    • H01L2924/10162Shape being a cuboid with a square active surface
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/153Connection portion
    • H01L2924/1531Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
  • Wire Bonding (AREA)

Description

本発明は、半導体装置に関する。   The present invention relates to a semiconductor device.

半導体チップは、たとえばボンディングワイヤを用いてリードフレームや基板に電気的に接続される。ボンディングワイヤに関する技術は様々に検討されており、たとえば特許文献1〜5に記載のものが挙げられる。   The semiconductor chip is electrically connected to a lead frame or a substrate using, for example, a bonding wire. Various techniques relating to bonding wires have been studied, and examples include those described in Patent Documents 1 to 5.

特許文献1には、金、銀若しくは銅の純金属、金−銀合金、金−銅合金若しくは金−パラジウム合金の表面に添加元素群の窒化物が分散したワイヤ材料が記載されている。特許文献2および3には、銀線と、銀線を被覆する金膜と、を有するボンディングワイヤに関する技術が記載されている。特許文献4には、AuとBiとを含有するAgボンディングワイヤが記載されている。特許文献5には、Cu、Au、Agの1種以上の元素を主成分とする芯材と、芯材の上にPdを主成分とする外層とを有する半導体用ボンディングワイヤが記載されている。   Patent Document 1 describes a wire material in which a nitride of an additive element group is dispersed on the surface of gold, silver or copper pure metal, gold-silver alloy, gold-copper alloy or gold-palladium alloy. Patent Documents 2 and 3 describe a technique related to a bonding wire having a silver wire and a gold film covering the silver wire. Patent Document 4 describes an Ag bonding wire containing Au and Bi. Patent Document 5 describes a semiconductor bonding wire having a core material mainly composed of one or more elements of Cu, Au, and Ag and an outer layer mainly composed of Pd on the core material. .

特開2008−174779号公報Japanese Patent Laid-Open No. 2008-17479 特開2001−196411号公報JP 2001-196411 A 特開2001−176912号公報JP 2001-176912 A 特開2012−49198号公報JP2012-49198A 国際公開第2010/106851号パンフレットInternational Publication No. 2010/106851 Pamphlet

半導体チップの電極パッドと基材の接続端子は、たとえばワイヤを介して互いに電気的に接続される。このような半導体装置においては、半導体チップに設けられ、かつAlを主成分とする金属材料により構成される電極パッドに対し、Agを主成分とする金属材料により構成されるワイヤが接合される場合がある。この場合、ワイヤと電極パッドとの間において、優れた接合信頼性が得られない場合がある。   The electrode pad of the semiconductor chip and the connection terminal of the base material are electrically connected to each other through, for example, a wire. In such a semiconductor device, a wire made of a metal material mainly composed of Ag is bonded to an electrode pad provided on a semiconductor chip and made of a metal material mainly composed of Al. There is. In this case, excellent bonding reliability may not be obtained between the wire and the electrode pad.

本発明によれば、電極パッドを備える半導体チップと、
前記電極パッドに電気的に接続されたワイヤと、
を備え、
前記ワイヤは、Agを主成分としてPdを含む第1金属材料により構成されており、
前記電極パッドは、Alを主成分とする第2金属材料により構成されており、
前記ワイヤと前記電極パッドとの接合部には、Ag、AlおよびPdを含む合金層が形成されており、
前記合金層は、前記ワイヤ側に位置する一端部において、前記電極パッド側に位置する他端部よりも、AgおよびPdの組成比が高く、かつAlの組成比が低い半導体装置が提供される。
According to the present invention, a semiconductor chip comprising electrode pads;
A wire electrically connected to the electrode pad;
With
The wire is made of a first metal material containing Ag as a main component and Pd,
The electrode pad is made of a second metal material mainly composed of Al,
An alloy layer containing Ag, Al and Pd is formed at the joint between the wire and the electrode pad ,
Provided is a semiconductor device in which the alloy layer has a higher composition ratio of Ag and Pd and a lower composition ratio of Al at one end portion located on the wire side than on the other end portion located on the electrode pad side. .

本発明によれば、ワイヤと電極パッドとの間における接合信頼性を向上させることができる。   According to the present invention, the bonding reliability between the wire and the electrode pad can be improved.

上述した目的、およびその他の目的、特徴および利点は、以下に述べる好適な実施の形態、およびそれに付随する以下の図面によってさらに明らかになる。   The above-described object and other objects, features, and advantages will become more apparent from the preferred embodiments described below and the accompanying drawings.

第1の実施形態に係る半導体装置を示す平面図である。1 is a plan view showing a semiconductor device according to a first embodiment. 図1に示す半導体装置を示す断面図である。It is sectional drawing which shows the semiconductor device shown in FIG. 図2に示す接合部の拡大図である。It is an enlarged view of the junction part shown in FIG. 図1に示す半導体装置の第1の変形例を示す平面図である。FIG. 7 is a plan view showing a first modification of the semiconductor device shown in FIG. 1. 図1に示す半導体装置の第2の変形例を示す断面図である。FIG. 10 is a cross-sectional view showing a second modification of the semiconductor device shown in FIG. 1.

以下、実施の形態について、図面を用いて説明する。尚、すべての図面において、同様な構成要素には同様の符号を付し、適宜説明を省略する。   Hereinafter, embodiments will be described with reference to the drawings. In all the drawings, the same reference numerals are given to the same components, and the description will be omitted as appropriate.

図1は、本実施形態に係る半導体装置100を示す平面図である。図2は、図1に示す半導体装置100を示す断面図である。
本実施形態に係る半導体装置100は、半導体チップ10と、ワイヤ30と、を備えている。半導体チップ10は、電極パッド12を備えている。ワイヤ30は、電極パッド12に電気的に接続されている。ワイヤ30は、Agを主成分としてPdを含む第1金属材料により構成されている。電極パッド12は、Alを主成分とする第2金属材料により構成されている。ワイヤ30と電極パッド12との接合部40には、Ag、AlおよびPdを含む合金層、またはAg、Al、PdおよびAuを含む合金層が形成されている。
FIG. 1 is a plan view showing a semiconductor device 100 according to the present embodiment. FIG. 2 is a cross-sectional view showing the semiconductor device 100 shown in FIG.
The semiconductor device 100 according to this embodiment includes a semiconductor chip 10 and a wire 30. The semiconductor chip 10 includes electrode pads 12. The wire 30 is electrically connected to the electrode pad 12. The wire 30 is made of a first metal material containing Ag as a main component and Pd. The electrode pad 12 is made of a second metal material containing Al as a main component. An alloy layer containing Ag, Al, and Pd or an alloy layer containing Ag, Al, Pd, and Au is formed at the joint 40 between the wire 30 and the electrode pad 12.

本実施形態によれば、Agを主成分としてPdを含む第1金属材料により構成されるワイヤ30と、Alを主成分とする第2金属材料により構成されている電極パッド12と、の接合部40には、Ag、AlおよびPdを含む合金層、またはAg、Al、PdおよびAuを含む合金層が形成されている。本発明者は、このような場合において、耐湿信頼性や高温保管特性等のバランスに優れた接合部40を実現することができることを知見した。これにより、ワイヤ30と電極パッド12との間における接合信頼性を向上させることが可能となる。   According to the present embodiment, the junction between the wire 30 made of the first metal material containing Ag as the main component and containing Pd and the electrode pad 12 made of the second metal material containing Al as the main component. In 40, an alloy layer containing Ag, Al and Pd or an alloy layer containing Ag, Al, Pd and Au is formed. The present inventor has found that in such a case, it is possible to realize the joint 40 having an excellent balance of moisture resistance reliability and high-temperature storage characteristics. As a result, the bonding reliability between the wire 30 and the electrode pad 12 can be improved.

以下、本実施形態に係る半導体装置100の構成、および半導体装置100の製造方法につき詳細に説明する。   Hereinafter, the configuration of the semiconductor device 100 according to the present embodiment and the method for manufacturing the semiconductor device 100 will be described in detail.

本実施形態における半導体装置100は、基材20と、基材20上に搭載された半導体チップ10と、を備えている。基材20と半導体チップ10は、ワイヤ30(ボンディングワイヤ)を介して互いに電気的に接続される。図1において、半導体装置100は、たとえば基材20上に半導体チップ10が搭載された半導体パッケージを構成する。
図1に示す例では、基材20上に一の半導体チップ10が搭載されている場合が示されている。一方で、本実施形態に係る半導体装置100は、たとえば基材20上に互いに積層された複数の半導体チップ10を備えることもできる。この場合、各半導体チップ10は、たとえばそれぞれワイヤ30を介して基材20に電気的に接続される。
The semiconductor device 100 according to this embodiment includes a base material 20 and a semiconductor chip 10 mounted on the base material 20. The substrate 20 and the semiconductor chip 10 are electrically connected to each other via a wire 30 (bonding wire). In FIG. 1, a semiconductor device 100 constitutes a semiconductor package in which a semiconductor chip 10 is mounted on a base material 20, for example.
In the example shown in FIG. 1, a case where one semiconductor chip 10 is mounted on the base material 20 is shown. On the other hand, the semiconductor device 100 according to the present embodiment can include a plurality of semiconductor chips 10 stacked on the base material 20, for example. In this case, each semiconductor chip 10 is electrically connected to the base material 20 through, for example, a wire 30.

基材20は、当業者において半導体チップを搭載し得ると認識される部材であれば特に限定はないが、たとえばインターポーザもしくはマザーボード等の配線基板、リードフレーム、他の半導体チップ等である。
図1および図2においては、基材20がインターポーザである場合が例示されている。この場合、基材20のうち半導体チップ10を搭載する一面と反対の他面には、複数の半田ボール62が設けられる。基材20および半導体チップ10を備える半導体装置100は、たとえば半田ボール62を介して他の配線基板上に搭載される。
The base material 20 is not particularly limited as long as it is a member recognized by those skilled in the art as being capable of mounting a semiconductor chip, and is, for example, a wiring board such as an interposer or a mother board, a lead frame, and other semiconductor chips.
In FIG. 1 and FIG. 2, the case where the base material 20 is an interposer is illustrated. In this case, a plurality of solder balls 62 are provided on the other surface of the substrate 20 opposite to the surface on which the semiconductor chip 10 is mounted. The semiconductor device 100 including the base material 20 and the semiconductor chip 10 is mounted on another wiring board through, for example, solder balls 62.

基材20は、接続端子22を備えている。ワイヤ30の一端は、接続端子22の表面部分に対し接合される。
接続端子22は、たとえば基材20のうちの半導体チップ10を搭載する一面上に設けられている。基材20の一面上には、たとえば複数の接続端子22が設けられる。この場合、複数の接続端子22は、たとえば半導体チップ10の外縁に沿って設けられる。図1に示す例において、接続端子22は、インターポーザを構成する基材20上に設けられた電極パッドである。
The base material 20 includes connection terminals 22. One end of the wire 30 is bonded to the surface portion of the connection terminal 22.
The connection terminal 22 is provided on one surface of the substrate 20 on which the semiconductor chip 10 is mounted, for example. For example, a plurality of connection terminals 22 are provided on one surface of the base material 20. In this case, the plurality of connection terminals 22 are provided, for example, along the outer edge of the semiconductor chip 10. In the example shown in FIG. 1, the connection terminal 22 is an electrode pad provided on the base material 20 constituting the interposer.

接続端子22のうち少なくとも表面部分は、たとえばAuを主成分とする材料により構成される。
また、基材20がリードフレームである場合には、接続端子22の表面部分は、たとえばAgまたはNi層、Pd層、およびAu層が順に積層された積層膜により構成される。
At least the surface portion of the connection terminal 22 is made of, for example, a material mainly composed of Au.
When the substrate 20 is a lead frame, the surface portion of the connection terminal 22 is constituted by a laminated film in which, for example, an Ag or Ni layer, a Pd layer, and an Au layer are laminated in order.

基材20上には、半導体チップ10が搭載されている。半導体チップ10としては、たとえば集積回路、大規模集積回路、および固体撮像素子が挙げられる。半導体チップ10は、たとえばフィルム状またはペースト状のダイアタッチ材を介して基材20の一面上に接着される。   The semiconductor chip 10 is mounted on the base material 20. Examples of the semiconductor chip 10 include an integrated circuit, a large-scale integrated circuit, and a solid-state imaging device. The semiconductor chip 10 is bonded onto one surface of the base material 20 via, for example, a film-like or paste-like die attach material.

半導体チップ10は、電極パッド12を備えている。ワイヤ30のうち接続端子22に接合する一端と反対側の他端は、電極パッド12の表面部分に対し接合される。
電極パッド12は、たとえば半導体チップ10のうち基材20と対向する一面と反対側の他面上に設けられている。半導体チップ10の他面上には、たとえば複数の電極パッド12が設けられる。この場合、複数の電極パッド12は、たとえば半導体チップ10の外縁に沿って設けられる。
The semiconductor chip 10 includes electrode pads 12. The other end of the wire 30 opposite to the end that is bonded to the connection terminal 22 is bonded to the surface portion of the electrode pad 12.
The electrode pad 12 is provided, for example, on the other surface of the semiconductor chip 10 opposite to the one surface facing the substrate 20. On the other surface of the semiconductor chip 10, for example, a plurality of electrode pads 12 are provided. In this case, the plurality of electrode pads 12 are provided, for example, along the outer edge of the semiconductor chip 10.

電極パッド12は、Alを主成分とする第2金属材料により構成される。この場合、電極パッド12のうちワイヤ30と接合する表面部分は、第2金属材料により構成されることとなる。本実施形態において、電極パッド12を構成する第2金属材料は、Alに加え、Ni、Au、Pd、Ag、Cu、SiまたはPt等の他の金属材料を含有していてもよい。
本実施形態において、電極パッド12を構成する第2金属材料中におけるAlの含有量は、たとえば90重量%以上100重量%以下である。
The electrode pad 12 is comprised by the 2nd metal material which has Al as a main component. In this case, the surface portion of the electrode pad 12 that is bonded to the wire 30 is made of the second metal material. In the present embodiment, the second metal material constituting the electrode pad 12 may contain other metal materials such as Ni, Au, Pd, Ag, Cu, Si, or Pt in addition to Al.
In the present embodiment, the content of Al in the second metal material constituting the electrode pad 12 is, for example, 90% by weight or more and 100% by weight or less.

ワイヤ30は、接続端子22および電極パッド12に電気的に接続されている。本実施形態においては、たとえばワイヤ30のうち一端が接続端子22に接合し、当該一端とは反対の他端が電極パッド12に接合されている。ワイヤ30の先端部30aと電極パッド12との間には、これらが接合されてなる接合部40が形成されることとなる。図1に示す例において、半導体チップ10には複数の電極パッド12が、基材20には複数の接続端子22が、それぞれ設けられている。この場合、各電極パッド12と各接続端子22を互いに電気的に接続させる、複数のワイヤ30が設けられることとなる。
本実施形態において、ワイヤ30の径は、たとえば15μm以上25μm以下であり、とくに好ましくは18μm以上20μm以下である。
The wire 30 is electrically connected to the connection terminal 22 and the electrode pad 12. In the present embodiment, for example, one end of the wire 30 is joined to the connection terminal 22, and the other end opposite to the one end is joined to the electrode pad 12. Between the tip portion 30a of the wire 30 and the electrode pad 12, a bonding portion 40 formed by bonding them is formed. In the example shown in FIG. 1, the semiconductor chip 10 is provided with a plurality of electrode pads 12, and the base material 20 is provided with a plurality of connection terminals 22. In this case, a plurality of wires 30 are provided to electrically connect each electrode pad 12 and each connection terminal 22 to each other.
In this embodiment, the diameter of the wire 30 is 15 micrometers or more and 25 micrometers or less, for example, Most preferably, they are 18 micrometers or more and 20 micrometers or less.

ワイヤ30は、Agを主成分としてPdを含む第1金属材料により構成されている。この場合、ワイヤ30のうち電極パッド12と接合する先端部30aは、第1金属材料により構成されることとなる。本実施形態において、ワイヤ30を構成する第1金属材料は、AgおよびPdに加え、たとえばAuを含んでいてもよい。これにより、接合部40における耐湿信頼性をより効果的に向上させることができる。   The wire 30 is made of a first metal material containing Ag as a main component and Pd. In this case, the tip part 30a joined to the electrode pad 12 in the wire 30 is made of the first metal material. In the present embodiment, the first metal material constituting the wire 30 may contain, for example, Au in addition to Ag and Pd. Thereby, the moisture resistance reliability in the junction part 40 can be improved more effectively.

ワイヤ30を構成する第1金属材料中におけるAgの含有量は、好ましくは85重量%以上99.5重量%以下であり、より好ましくは85質量%以上96質量%以下である。これにより、製造コストを低減しつつ、接合部40における耐湿信頼性および高温保管特性をより効果的に向上させ、ワイヤ30と電極パッド12との間における接合信頼性の向上を図ることが可能となる。
また、ワイヤ30を構成する第1金属材料中におけるPdの含有量は、好ましくは0.5重量%以上15重量%以下であり、より好ましくは2重量%以上10重量%以下であり、さらに好ましくは3重量%以上6重量%以下である。これにより、製造コストの増大を抑えつつ、耐湿信頼性や高温保管特性をより効果的に向上させることが可能となる。また、第1金属材料中にAuが含まれる場合、第1金属材料中におけるAuの含有量は、たとえば0重量%よりも大きく、かつ10重量%以下、より好ましくは2重量%以上10重量%以下である。これにより、ワイヤ30のボンディング性を向上させることが可能となる。ただし、Ag含有量が94重量%以上の場合はAuは使用しなくとも差し支えない。
The Ag content in the first metal material constituting the wire 30 is preferably 85% by weight or more and 99.5% by weight or less, and more preferably 85% by weight or more and 96% by weight or less. Accordingly, it is possible to improve the moisture resistance reliability and high-temperature storage characteristics at the joint 40 more effectively while reducing the manufacturing cost, and to improve the joint reliability between the wire 30 and the electrode pad 12. Become.
Further, the content of Pd in the first metal material constituting the wire 30 is preferably 0.5 wt% or more and 15 wt% or less, more preferably 2 wt% or more and 10 wt% or less, and still more preferably. Is 3% by weight or more and 6% by weight or less. This makes it possible to more effectively improve moisture resistance reliability and high-temperature storage characteristics while suppressing an increase in manufacturing cost. When Au is contained in the first metal material, the content of Au in the first metal material is, for example, greater than 0% by weight and 10% by weight or less, more preferably 2% by weight or more and 10% by weight. It is as follows. Thereby, the bondability of the wire 30 can be improved. However, when the Ag content is 94% by weight or more, Au does not have to be used.

図3は、図2に示す接合部40の拡大図である。図3に示すように、半導体チップ10の他面上には、たとえばポリイミド等により構成される保護膜50が形成されている。保護膜50には、電極パッド12の表面が露出するよう開口が設けられている。   FIG. 3 is an enlarged view of the joint 40 shown in FIG. As shown in FIG. 3, a protective film 50 made of, for example, polyimide is formed on the other surface of the semiconductor chip 10. The protective film 50 is provided with an opening so that the surface of the electrode pad 12 is exposed.

ワイヤ30と電極パッド12との接合部40には、Ag、AlおよびPdを含む合金層32が形成されている。これにより、耐湿信頼性や高温保管特性等のバランスに優れた接合部40を実現することができる。Ag、AlおよびPdを含む合金層32は、たとえばワイヤ30を構成する第1金属材料の組成、電極パッド12を構成する第2金属材料の組成、およびワイヤ30と電極パッド12との接合方法をそれぞれ適切に制御することにより形成することが可能である。
合金層32内におけるAg、AlおよびPdの組成比は、たとえば合金層32内に含まれる各領域において互いに異なっていてもよい。本実施形態における合金層32は、たとえばワイヤ30側に位置する一端部において、電極パッド12側に位置する他端部よりも、AgおよびPdの組成比が高くなり、かつAlの組成比が低くなるように設けられる。なお、本実施形態における合金層32は、電極パッド12側に位置する他端部においてPdを含まない領域を有していてもよいが、当該領域を有しないことが好ましい。
また、ワイヤ30を構成する第1金属材料中にAuが含まれている場合、本実施形態における合金層32は、たとえば前記ワイヤ30側に位置する一端部において、電極パッド12側に位置する他端部よりも、Ag、PdおよびAuの組成比が高くなり、かつAlの組成比が低くなるように設けられる。
An alloy layer 32 containing Ag, Al, and Pd is formed at the joint 40 between the wire 30 and the electrode pad 12. As a result, it is possible to realize the joint 40 having an excellent balance of moisture resistance reliability and high-temperature storage characteristics. The alloy layer 32 containing Ag, Al, and Pd has, for example, a composition of the first metal material that constitutes the wire 30, a composition of the second metal material that constitutes the electrode pad 12, and a bonding method of the wire 30 and the electrode pad 12. Each can be formed by appropriately controlling.
The composition ratio of Ag, Al, and Pd in the alloy layer 32 may be different from each other in each region included in the alloy layer 32, for example. The alloy layer 32 in the present embodiment has a higher composition ratio of Ag and Pd and a lower composition ratio of Al, for example, at one end located on the wire 30 side than at the other end located on the electrode pad 12 side. It is provided to become. In addition, although the alloy layer 32 in this embodiment may have the area | region which does not contain Pd in the other end part located in the electrode pad 12 side, it is preferable not to have the said area | region.
When Au is contained in the first metal material constituting the wire 30, the alloy layer 32 in this embodiment is, for example, one end located on the wire 30 side and the other located on the electrode pad 12 side. It is provided so that the composition ratio of Ag, Pd and Au is higher than that of the end portion, and the composition ratio of Al is lower.

本実施形態において、ワイヤ30と電極パッド12は、接合部40に形成されたAg、AlおよびPd、またはAg、Al、PdおよびAuを含む合金層32を介して互いに接合されることとなる。
図3に示す例において、合金層32は、ワイヤ30のうち電極パッド12に接合される端面において層状または島状に設けられている。このとき、ワイヤ30のうち電極パッド12に接合される端面とは、先端部30aの底面に一致する。なお、合金層32の形状はこれに限定されず、種々の形状とすることができる。
In the present embodiment, the wire 30 and the electrode pad 12 are bonded to each other through the alloy layer 32 containing Ag, Al, and Pd, or Ag, Al, Pd, and Au formed in the bonding portion 40.
In the example shown in FIG. 3, the alloy layer 32 is provided in a layer shape or an island shape on the end surface of the wire 30 that is bonded to the electrode pad 12. At this time, the end surface joined to the electrode pad 12 in the wire 30 coincides with the bottom surface of the tip portion 30a. In addition, the shape of the alloy layer 32 is not limited to this, It can be set as various shapes.

半導体チップ10およびワイヤ30は、たとえばエポキシ樹脂組成物の硬化物により構成される封止樹脂60により封止される。この場合、ワイヤ30と電極パッド12との接合部40についても、上記エポキシ樹脂組成物の硬化物により封止されることとなる。   The semiconductor chip 10 and the wire 30 are sealed with a sealing resin 60 made of, for example, a cured product of an epoxy resin composition. In this case, the joint 40 between the wire 30 and the electrode pad 12 is also sealed with the cured product of the epoxy resin composition.

半導体チップ10およびワイヤ30を封止するエポキシ樹脂組成物の硬化物は、たとえば有機硫黄化合物を含有してもよい。この場合、半導体チップ10と、Agを主成分とする第1金属材料により構成されるワイヤ30と、に対するエポキシ樹脂組成物の硬化物の密着性を良好なものとすることができる。このため、エポキシ樹脂組成物の硬化物により構成される封止樹脂60と、半導体チップ10およびワイヤ30と、の間における剥離等を抑制できる。
エポキシ樹脂組成物の硬化物中における有機硫黄化合物に由来する硫黄の含有量は、たとえば1ppm以上400ppm以下であることが好ましい。ここでは、エポキシ樹脂組成物の硬化物中における硫黄含有量を、有機硫黄化合物に由来する硫黄の含有量としている。硫黄含有量は、たとえば以下のようにして定量される。まず、エポキシ樹脂組成物の硬化物を約5mg測りとり、内部を酸素で満たしたフラスコ内において燃焼させ、発生した燃焼ガスを5%水酸化カリウム溶液に吸収させる。次に、イオンクロマトグラフ法により測定した5%水酸化カリウム溶液中の硫酸イオン量を、エポキシ樹脂組成物中における硫黄含有量に換算する。
硫黄含有量を1ppm以上とすることにより、ワイヤ30や半導体チップ10に対する上記エポキシ樹脂組成物の硬化物の密着性を効果的に向上させることができる。また、硫黄含有量を400ppm以下とすることにより、エポキシ樹脂組成物の硬化物により封止される接合部40における高温保管特性を向上させることが可能となる。なお、エポキシ樹脂組成物の硬化物中における硫黄含有量は、エポキシ樹脂組成物を構成する成分や調製方法をそれぞれ適切に制御することにより調整することが可能である。
The cured product of the epoxy resin composition that seals the semiconductor chip 10 and the wire 30 may contain, for example, an organic sulfur compound. In this case, the adhesiveness of the cured product of the epoxy resin composition to the semiconductor chip 10 and the wire 30 composed of the first metal material mainly composed of Ag can be improved. For this reason, the peeling etc. between the sealing resin 60 comprised with the hardened | cured material of an epoxy resin composition, the semiconductor chip 10, and the wire 30 can be suppressed.
The content of sulfur derived from the organic sulfur compound in the cured product of the epoxy resin composition is preferably, for example, from 1 ppm to 400 ppm. Here, the sulfur content in the cured product of the epoxy resin composition is the sulfur content derived from the organic sulfur compound. The sulfur content is quantified as follows, for example. First, about 5 mg of a cured product of the epoxy resin composition is measured, burned in a flask filled with oxygen, and the generated combustion gas is absorbed in a 5% potassium hydroxide solution. Next, the sulfate ion amount in the 5% potassium hydroxide solution measured by the ion chromatography method is converted into the sulfur content in the epoxy resin composition.
By making sulfur content 1 ppm or more, the adhesiveness of the hardened | cured material of the said epoxy resin composition with respect to the wire 30 or the semiconductor chip 10 can be improved effectively. Moreover, it becomes possible to improve the high temperature storage characteristic in the junction part 40 sealed by the hardened | cured material of an epoxy resin composition by making sulfur content into 400 ppm or less. In addition, the sulfur content in the hardened | cured material of an epoxy resin composition can be adjusted by controlling appropriately each component and preparation method which comprise an epoxy resin composition.

半導体チップ10およびワイヤ30を封止するエポキシ樹脂組成物の硬化物のpHは、たとえば4以上7以下であることが好ましく、より好ましくは4.5以上6.5以下である。この場合、接合部40が、当該エポキシ樹脂組成物の硬化物により腐食されてしまうことを抑制できる。したがって、ワイヤ30と電極パッド12との間における接合信頼性を向上させることが可能となる。
なお、エポキシ樹脂組成物の硬化物のpHは、エポキシ樹脂組成物を構成する成分や調製方法をそれぞれ適切に制御することにより調整される。
The pH of the cured product of the epoxy resin composition that seals the semiconductor chip 10 and the wire 30 is preferably 4 or more and 7 or less, and more preferably 4.5 or more and 6.5 or less. In this case, it can suppress that the junction part 40 will be corroded by the hardened | cured material of the said epoxy resin composition. Therefore, the bonding reliability between the wire 30 and the electrode pad 12 can be improved.
In addition, pH of the hardened | cured material of an epoxy resin composition is adjusted by controlling appropriately each component and preparation method which comprise an epoxy resin composition.

以下、封止樹脂60を構成するエポキシ樹脂組成物につき詳細に説明する。エポキシ樹脂組成物は、(A)エポキシ樹脂と、(B)硬化剤と、を含んでいる。   Hereinafter, the epoxy resin composition constituting the sealing resin 60 will be described in detail. The epoxy resin composition contains (A) an epoxy resin and (B) a curing agent.

((A)エポキシ樹脂)
エポキシ樹脂組成物に含まれる(A)エポキシ樹脂としては、1分子内にエポキシ基を2個以上有するモノマー、オリゴマー、ポリマー全般を用いることができ、その分子量や分子構造は特に限定されない。
本実施形態において、(A)エポキシ樹脂としては、例えば、ビフェニル型エポキシ樹脂;ビスフェノールA型エポキシ樹脂、ビスフェノールF型エポキシ樹脂、テトラメチルビスフェノールF型エポキシ樹脂等のビスフェノール型エポキシ樹脂;スチルベン型エポキシ樹脂;フェノールノボラック型エポキシ樹脂、クレゾールノボラック型エポキシ樹脂等のノボラック型エポキシ樹脂;トリフェノールメタン型エポキシ樹脂、アルキル変性トリフェノールメタン型エポキシ樹脂等の多官能エポキシ樹脂;フェニレン骨格を有するフェノールアラルキル型エポキシ樹脂、ビフェニレン骨格を有するフェノールアラルキル型エポキシ樹脂等のアラルキル型エポキシ樹脂;ジヒドロキシナフタレン型エポキシ樹脂、ジヒドロキシナフタレンの2量体をグリシジルエーテル化して得られるエポキシ樹脂等のナフトール型エポキシ樹脂;トリグリシジルイソシアヌレート、モノアリルジグリシジルイソシアヌレート等のトリアジン核含有エポキシ樹脂;ジシクロペンタジエン変性フェノール型エポキシ樹脂等の有橋環状炭化水素化合物変性フェノール型エポキシ樹脂が挙げられ、これらは1種類を単独で用いても2種類以上を併用してもよい。これらのうち、ビフェニル型エポキシ樹脂、ビスフェノールA型エポキシ樹脂、ビスフェノールF型エポキシ樹脂、およびテトラメチルビスフェノールF型エポキシ樹脂等のビスフェノール型エポキシ樹脂、ならびにスチルベン型エポキシ樹脂は結晶性を有するものが好ましい。
((A) Epoxy resin)
As the (A) epoxy resin contained in the epoxy resin composition, monomers, oligomers and polymers generally having two or more epoxy groups in one molecule can be used, and the molecular weight and molecular structure are not particularly limited.
In the present embodiment, the (A) epoxy resin may be, for example, a biphenyl type epoxy resin; a bisphenol type epoxy resin such as a bisphenol A type epoxy resin, a bisphenol F type epoxy resin, or a tetramethylbisphenol F type epoxy resin; ; Novolak type epoxy resins such as phenol novolac type epoxy resins and cresol novolak type epoxy resins; Multifunctional epoxy resins such as triphenolmethane type epoxy resins and alkyl-modified triphenolmethane type epoxy resins; Phenol aralkyl type epoxy resins having a phenylene skeleton Aralkyl-type epoxy resins such as phenol aralkyl-type epoxy resins having a biphenylene skeleton; dihydroxynaphthalene-type epoxy resin, dihydroxynaphthalene Naphthol type epoxy resins such as epoxy resins obtained by glycidyl ether conversion; triazine nucleus-containing epoxy resins such as triglycidyl isocyanurate and monoallyl diglycidyl isocyanurate; bridged cyclic hydrocarbons such as dicyclopentadiene modified phenol type epoxy resins Compound-modified phenol type epoxy resins may be mentioned, and these may be used alone or in combination of two or more. Among these, bisphenol type epoxy resins such as biphenyl type epoxy resin, bisphenol A type epoxy resin, bisphenol F type epoxy resin, and tetramethylbisphenol F type epoxy resin, and stilbene type epoxy resins preferably have crystallinity.

エポキシ樹脂(A)としては、下記式(1)で表されるエポキシ樹脂、下記式(2)で表されるエポキシ樹脂、および下記式(3)で表されるエポキシ樹脂からなる群から選択される少なくとも1種を含有するものを用いることがとくに好ましい。   The epoxy resin (A) is selected from the group consisting of an epoxy resin represented by the following formula (1), an epoxy resin represented by the following formula (2), and an epoxy resin represented by the following formula (3). It is particularly preferable to use a material containing at least one kind.

Figure 0006341203
Figure 0006341203

式(1)中、Arはフェニレン基またはナフチレン基を表し、Arがナフチレン基の場合、グリシジルエーテル基はα位、β位のいずれに結合していてもよい。Arはフェニレン基、ビフェニレン基またはナフチレン基のうちのいずれか1つの基を表す。RおよびRは、それぞれ独立に炭素数1〜10の炭化水素基を表す。gは0〜5の整数であり、hは0〜8の整数である。nは重合度を表し、その平均値は1〜3である。In formula (1), Ar 1 represents a phenylene group or a naphthylene group, and when Ar 1 is a naphthylene group, the glycidyl ether group may be bonded to either the α-position or the β-position. Ar 2 represents any one of a phenylene group, a biphenylene group, and a naphthylene group. R 5 and R 6 each independently represent a hydrocarbon group having 1 to 10 carbon atoms. g is an integer of 0 to 5, and h is an integer of 0 to 8. n 3 represents the degree of polymerization, the average value is 1-3.

Figure 0006341203
Figure 0006341203

式(2)中、複数存在するRは、それぞれ独立に水素原子または炭素数1〜4の炭化水素基を表す。nは重合度を表し、その平均値は0〜4である。Wherein (2), R 9 there are a plurality, each independently represents a hydrogen atom or a hydrocarbon group having 1 to 4 carbon atoms. n 5 represents the degree of polymerization, the average value is 0-4.

Figure 0006341203
Figure 0006341203

式(3)中、複数存在するR10およびR11は、それぞれ独立に水素原子又は炭素数1〜4の炭化水素基を表す。nは重合度を表し、その平均値は0〜4である。In formula (3), a plurality of R 10 and R 11 each independently represents a hydrogen atom or a hydrocarbon group having 1 to 4 carbon atoms. n 6 represents represents the degree of polymerization, the average value is 0-4.

(A)エポキシ樹脂の含有量は、エポキシ樹脂組成物全体に対して、3質量%以上であることが好ましく、5質量%以上であることがより好ましく、8質量%以上がさらに好ましい。これにより、エポキシ樹脂組成物の粘度上昇に起因したワイヤ切れを抑制できる。また、エポキシ樹脂(A)の含有量は、エポキシ樹脂組成物全体に対して、18質量%以下であることが好ましく、13質量%以下であることがより好ましく、11質量%以下がさらに好ましい。これにより、吸水率増加による耐湿信頼性の低下等を抑制できる。   (A) The content of the epoxy resin is preferably 3% by mass or more, more preferably 5% by mass or more, and further preferably 8% by mass or more with respect to the entire epoxy resin composition. Thereby, wire breakage due to an increase in viscosity of the epoxy resin composition can be suppressed. Moreover, it is preferable that it is 18 mass% or less with respect to the whole epoxy resin composition, as for content of an epoxy resin (A), it is more preferable that it is 13 mass% or less, and 11 mass% or less is further more preferable. Thereby, the fall of moisture-proof reliability by the water absorption rate increase, etc. can be suppressed.

((B)硬化剤)
エポキシ樹脂組成物に含まれる(B)硬化剤としては、たとえば重付加型の硬化剤、触媒型の硬化剤、および縮合型の硬化剤の3タイプに大別することができる。
((B) curing agent)
The (B) curing agent contained in the epoxy resin composition can be roughly classified into three types, for example, a polyaddition type curing agent, a catalyst type curing agent, and a condensation type curing agent.

(B)硬化剤に用いられる重付加型の硬化剤としては、たとえばジエチレントリアミン(DETA)、トリエチレンテトラミン(TETA)、メタキシレリレンジアミン(MXDA)などの脂肪族ポリアミン、ジアミノジフェニルメタン(DDM)、m−フェニレンジアミン(MPDA)、ジアミノジフェニルスルホン(DDS)などの芳香族ポリアミンのほか、ジシアンジアミド(DICY)、有機酸ジヒドララジドなどを含むポリアミン化合物;ヘキサヒドロ無水フタル酸(HHPA)、メチルテトラヒドロ無水フタル酸(MTHPA)などの脂環族酸無水物、無水トリメリット酸(TMA)、無水ピロメリット酸(PMDA)、ベンゾフェノンテトラカルボン酸(BTDA)などの芳香族酸無水物などを含む酸無水物;ノボラック型フェノール樹脂、ポリビニルフェノールなどのフェノール樹脂系硬化剤;ポリサルファイド、チオエステル、チオエーテルなどのポリメルカプタン化合物;イソシアネートプレポリマー、ブロック化イソシアネートなどのイソシアネート化合物;カルボン酸含有ポリエステル樹脂などの有機酸類などが挙げられる。   (B) Examples of polyaddition type curing agents used for curing agents include aliphatic polyamines such as diethylenetriamine (DETA), triethylenetetramine (TETA), and metaxylylenediamine (MXDA), diaminodiphenylmethane (DDM), In addition to aromatic polyamines such as m-phenylenediamine (MPDA) and diaminodiphenylsulfone (DDS), polyamine compounds including dicyandiamide (DICY) and organic acid dihydrazide; hexahydrophthalic anhydride (HHPA), methyltetrahydrophthalic anhydride ( Acid anhydrides including alicyclic acid anhydrides such as MTHPA), trimellitic anhydride (TMA), pyromellitic anhydride (PMDA), benzophenone tetracarboxylic acid (BTDA), etc .; novolac type F Nord resin, phenol resin-based curing agent such as polyvinyl phenol; polysulfide, thioester, polymercaptan compounds such as thioethers; isocyanate prepolymer, isocyanate compounds such as blocked isocyanate; and organic acids such as carboxylic acid-containing polyester resins.

(B)硬化剤に用いられる触媒型の硬化剤としては、たとえばベンジルジメチルアミン(BDMA)、2,4,6−トリスジメチルアミノメチルフェノール(DMP−30)などの3級アミン化合物;2−メチルイミダゾール、2−エチル−4−メチルイミダゾール(EMI24)などのイミダゾール化合物;BF3錯体などのルイス酸などが挙げられる。   (B) As a catalyst type curing agent used for the curing agent, for example, tertiary amine compounds such as benzyldimethylamine (BDMA) and 2,4,6-trisdimethylaminomethylphenol (DMP-30); 2-methyl Examples include imidazole compounds such as imidazole and 2-ethyl-4-methylimidazole (EMI24); Lewis acids such as BF3 complex.

(B)硬化剤に用いられる縮合型の硬化剤としては、たとえばレゾール型フェノール樹脂;メチロール基含有尿素樹脂のような尿素樹脂;メチロール基含有メラミン樹脂のようなメラミン樹脂などが挙げられる。   Examples of the condensation type curing agent used for the (B) curing agent include a resol type phenol resin; a urea resin such as a methylol group-containing urea resin; and a melamine resin such as a methylol group-containing melamine resin.

これらの中でも、耐燃性、耐湿性、電気特性、硬化性、および保存安定性等についてのバランスを向上させる観点から、フェノール樹脂系硬化剤が好ましい。フェノール樹脂系硬化剤としては、一分子内にフェノール性水酸基を2個以上有するモノマー、オリゴマー、ポリマー全般を用いることができ、その分子量、分子構造は特に限定されない。
(B)硬化剤に用いられるフェノール樹脂系硬化剤としては、たとえばフェノールノボラック樹脂、クレゾールノボラック樹脂、ビスフェノールノボラック等のノボラック型樹脂;ポリビニルフェノール;トリフェノールメタン型フェノール樹脂等の多官能型フェノール樹脂;テルペン変性フェノール樹脂、ジシクロペンタジエン変性フェノール樹脂等の変性フェノール樹脂;フェニレン骨格及び/又はビフェニレン骨格を有するフェノールアラルキル樹脂、フェニレン及び/又はビフェニレン骨格を有するナフトールアラルキル樹脂等のアラルキル型樹脂;ビスフェノールA、ビスフェノールF等のビスフェノール化合物等が挙げられ、これらは1種類を単独で用いても2種類以上を併用してもよい。
Among these, a phenol resin-based curing agent is preferable from the viewpoint of improving the balance of flame resistance, moisture resistance, electrical properties, curability, storage stability, and the like. As the phenol resin-based curing agent, monomers, oligomers, and polymers in general having two or more phenolic hydroxyl groups in one molecule can be used, and the molecular weight and molecular structure are not particularly limited.
(B) As a phenol resin type hardening | curing agent used for a hardening | curing agent, for example, novolak-type resin, such as a phenol novolak resin, a cresol novolak resin, a bisphenol novolak; polyvinylphenol; Modified phenolic resins such as terpene modified phenolic resin and dicyclopentadiene modified phenolic resin; aralkyl type resins such as phenol aralkyl resin having phenylene skeleton and / or biphenylene skeleton, naphthol aralkyl resin having phenylene and / or biphenylene skeleton; Examples thereof include bisphenol compounds such as bisphenol F, and these may be used alone or in combination of two or more.

(B)硬化剤としては、下記式(4)で表される化合物からなる群から選択される少なくとも1種の硬化剤を用いることがとくに好ましい。   (B) As the curing agent, it is particularly preferable to use at least one curing agent selected from the group consisting of compounds represented by the following formula (4).

Figure 0006341203
Figure 0006341203

式(4)中、Arはフェニレン基またはナフチレン基を表し、Arがナフチレン基の場合、水酸基はα位、β位のいずれに結合していてもよい。Arは、フェニレン基、ビフェニレン基またはナフチレン基のうちのいずれか1つの基を表す。RおよびRは、それぞれ独立に炭素数1〜10の炭化水素基を表す。iは0〜5の整数であり、jは0〜8の整数である。nは重合度を表し、その平均値は1〜3である。In Formula (4), Ar 3 represents a phenylene group or a naphthylene group. When Ar 3 is a naphthylene group, the hydroxyl group may be bonded to either the α-position or the β-position. Ar 4 represents any one of a phenylene group, a biphenylene group, and a naphthylene group. R 7 and R 8 each independently represent a hydrocarbon group having 1 to 10 carbon atoms. i is an integer of 0 to 5, and j is an integer of 0 to 8. n 4 represents the degree of polymerization, the average value is 1-3.

(B)硬化剤の含有量は、エポキシ樹脂組成物全体に対して、2質量%以上であることが好ましく、3質量%以上であることがより好ましく、6質量%以上であることがさらに好ましい。これにより、充分な流動性を有するエポキシ樹脂組成物を得ることができる。また、(B)硬化剤の含有量は、エポキシ樹脂組成物全体に対して、15質量%以下であることが好ましく、11質量%以下であることがより好ましく、8質量%以下であることがさらに好ましい。これにより、吸水率増加による耐湿信頼性の低下等を引き起こす恐れを少なくすることができる。   (B) The content of the curing agent is preferably 2% by mass or more, more preferably 3% by mass or more, and further preferably 6% by mass or more with respect to the entire epoxy resin composition. . Thereby, an epoxy resin composition having sufficient fluidity can be obtained. Moreover, it is preferable that it is 15 mass% or less with respect to the whole epoxy resin composition, as for content of (B) hardening | curing agent, it is more preferable that it is 11 mass% or less, and it is 8 mass% or less. Further preferred. Thereby, the possibility of causing a decrease in moisture resistance reliability due to an increase in water absorption can be reduced.

(B)硬化剤としてフェノール樹脂系硬化剤を用いる場合における、(A)エポキシ樹脂と、フェノール樹脂系硬化剤である(B)硬化剤と、の配合比率として、全エポキシ樹脂のエポキシ基数(EP)と全フェノール樹脂系硬化剤のフェノール性水酸基数(OH)との当量比(EP)/(OH)が0.8以上1.3以下であることが好ましい。当量比を上記範囲とすることにより、エポキシ樹脂組成物の硬化性の低下、またはエポキシ樹脂硬化物の物性の低下等を抑制できる。   (B) In the case of using a phenol resin-based curing agent as the curing agent, the blending ratio of (A) the epoxy resin and (B) the curing agent that is a phenol resin-based curing agent is the number of epoxy groups (EP ) And the phenolic hydroxyl group number (OH) of all phenolic resin-based curing agents, the equivalent ratio (EP) / (OH) is preferably 0.8 or more and 1.3 or less. By making an equivalent ratio into the said range, the fall of the sclerosis | hardenability of an epoxy resin composition or the fall of the physical property of an epoxy resin hardened | cured material can be suppressed.

エポキシ樹脂組成物には、(C)充填材、(D)中和剤、(E)硬化促進剤、または(F)有機硫黄化合物が、それぞれ必要に応じて含まれていてもよい。   The epoxy resin composition may contain (C) a filler, (D) a neutralizing agent, (E) a curing accelerator, or (F) an organic sulfur compound, as necessary.

((C)充填材)
(C)充填材としては、一般の半導体封止用エポキシ樹脂組成物に使用されているものを用いることができ、たとえば溶融球状シリカ、溶融破砕シリカ、結晶シリカ、タルク、アルミナ、チタンホワイト、窒化珪素等の無機充填材、オルガノシリコーンパウダー、ポリエチレンパウダー等の有機充填材が挙げられる。これらのうち、溶融球状シリカを用いることがとくに好ましい。これらの充填材は、1種を単独で用いても2種以上を併用しても差し支えない。
((C) Filler)
(C) As a filler, what is used for the general epoxy resin composition for semiconductor sealing can be used, for example, fused spherical silica, fused crushed silica, crystalline silica, talc, alumina, titanium white, nitriding Examples include inorganic fillers such as silicon, and organic fillers such as organosilicone powder and polyethylene powder. Of these, it is particularly preferable to use fused spherical silica. These fillers may be used alone or in combination of two or more.

(C)充填材の形状としては、エポキシ樹脂組成物の溶融粘度の上昇を抑えつつ、充填材の含有量を高める観点から、できるだけ真球状であり、かつ粒度分布がブロードであることが好ましい。また、(C)充填材は、カップリング剤により表面処理されていてもよい。さらに、必要に応じて(C)充填材をエポキシ樹脂またはフェノール樹脂等を用いて予め処理して用いてもよい。この際の処理方法としては、溶媒を用いて混合した後に溶媒を除去する方法や、直接充填材に添加し、混合機を用いて混合処理する方法等がある。   (C) The shape of the filler is preferably as spherical as possible and broad in particle size distribution from the viewpoint of increasing the filler content while suppressing an increase in the melt viscosity of the epoxy resin composition. Further, (C) the filler may be surface-treated with a coupling agent. Furthermore, if necessary, the filler (C) may be used after pretreatment with an epoxy resin or a phenol resin. As a processing method at this time, there are a method of removing the solvent after mixing using a solvent, a method of adding directly to the filler, and a mixing process using a mixer.

(C)充填材の含有量は、エポキシ樹脂組成物の充填性、半導体装置の信頼性の観点から、エポキシ樹脂組成物全体に対して、65質量%以上であることが好ましく、75質量%以上であることがより好ましく、80質量%以上がさらに好ましい。これにより、低吸湿性および低熱膨張性を向上させ、耐湿信頼性を良好なものとすることができる。また、(C)充填材の含有量は、成形性を向上させる観点から、エポキシ樹脂組成物全体に対して、93質量%以下であることが好ましく、91質量%以下であることがより好ましく、86質量%以下がさらに好ましい。これにより、流動性が低下し成形時に充填不良等が生じたり、高粘度化による半導体装置内のワイヤ流れ等の不都合が生じたりする恐れを低減できる。   (C) The content of the filler is preferably 65% by mass or more, and 75% by mass or more with respect to the entire epoxy resin composition, from the viewpoint of the filling property of the epoxy resin composition and the reliability of the semiconductor device. More preferably, it is more preferably 80% by mass or more. Thereby, low moisture absorption and low thermal expansibility can be improved, and moisture resistance reliability can be made favorable. Further, the content of the filler (C) is preferably 93% by mass or less, more preferably 91% by mass or less, based on the entire epoxy resin composition, from the viewpoint of improving moldability. 86 mass% or less is more preferable. As a result, it is possible to reduce the possibility that fluidity is lowered and poor filling occurs during molding, or that problems such as wire flow in the semiconductor device due to increased viscosity occur.

((D)中和剤)
(D)中和剤としては、エポキシ樹脂組成物、またはその硬化物である封止樹脂60を加熱する際に発生する酸性の腐食性ガスを中和するものを用いることができる。これにより、ワイヤ30と半導体チップ10の電極パッド12との接合部40の腐食(酸化劣化)を抑制することができる。(D)中和剤としては、たとえば塩基性金属塩、特にカルシウム元素を含む化合物、アルミニウム元素を含む化合物およびマグネシウム元素を含む化合物からなる群から選択される少なくとも1種を用いることができる。
((D) Neutralizing agent)
(D) As a neutralizer, what neutralizes the acidic corrosive gas generated when heating the sealing resin 60 which is an epoxy resin composition or its hardened | cured material can be used. Thereby, corrosion (oxidation degradation) of the joint portion 40 between the wire 30 and the electrode pad 12 of the semiconductor chip 10 can be suppressed. (D) As a neutralizing agent, at least 1 sort (s) selected from the group which consists of a basic metal salt, especially the compound containing a calcium element, the compound containing an aluminum element, and the compound containing a magnesium element can be used, for example.

(D)中和剤に用いられるカルシウム元素を含む化合物としては、炭酸カルシウム、硼酸カルシウム、メタケイ酸カルシウムなどが挙げられる。これらの中でも、不純物の含有量、耐水性および低吸水率の観点から炭酸カルシウムが好ましく、炭酸ガス反応法により合成された沈降性炭酸カルシウムがより好ましい。   (D) As a compound containing the calcium element used for a neutralizer, calcium carbonate, calcium borate, calcium metasilicate, etc. are mentioned. Among these, calcium carbonate is preferable from the viewpoint of impurity content, water resistance and low water absorption, and precipitated calcium carbonate synthesized by a carbon dioxide reaction method is more preferable.

(D)中和剤に用いられるアルミニウム元素を含む化合物としては、水酸化アルミニウム、ベーマイト等が挙げられる。これらの中でも、水酸化アルミニウムが好ましい。また、(D)中和剤に用いられる水酸化アルミニウムとしては、2段階バイヤー法で合成された低ソーダ水酸化アルミニウムがより好ましい。   (D) As a compound containing the aluminum element used for a neutralizer, aluminum hydroxide, boehmite, etc. are mentioned. Among these, aluminum hydroxide is preferable. Moreover, as aluminum hydroxide used for (D) neutralizing agent, the low-soda aluminum hydroxide synthesize | combined by the two-step Bayer method is more preferable.

(D)中和剤に用いられるマグネシウム元素を含む化合物としては、ハイドロタルサイト、酸化マグネシウム、炭酸マグネシウムなどが挙げられる。これらの中でも、不純物の含有量および低吸水率の観点から、下記式(5)で表されるハイドロタルサイトを用いることがとくに好ましい。
Al(OH)2a+3b−2c(CO・mHO (5)
(式(5)中、Mは少なくともMgを含む金属元素を表す。a、b、cは、それぞれ2≦a≦8、1≦b≦3、0.5≦c≦2を満たす数であり、mは0以上の整数である。)
(D) Hydrotalcite, magnesium oxide, magnesium carbonate, etc. are mentioned as a compound containing the magnesium element used for a neutralizing agent. Among these, it is particularly preferable to use hydrotalcite represented by the following formula (5) from the viewpoint of impurity content and low water absorption.
M a Al b (OH) 2a + 3b-2c (CO 3 ) c · mH 2 O (5)
(In formula (5), M represents a metal element containing at least Mg. A, b, and c are numbers satisfying 2 ≦ a ≦ 8, 1 ≦ b ≦ 3, and 0.5 ≦ c ≦ 2, respectively. , M is an integer of 0 or more.)

(D)中和剤に用いられるハイドロタルサイトとしては、たとえばMgAl(OH)16(CO)・mHO、MgZnAl(OH)12(CO)・mHO、Mg4.3Al(OH)12.6(CO)・mHOなどが挙げられる。(D) a hydrotalcite used in the neutralizing agent, for example, Mg 6 Al 2 (OH) 16 (CO 3) · mH 2 O, Mg 3 ZnAl 2 (OH) 12 (CO 3) · mH 2 O, Mg 4.3 Al 2 (OH) 12.6 (CO 3 ) · mH 2 O and the like can be mentioned.

(D)中和剤の含有量としては、エポキシ樹脂組成物全体に対して0.01質量%以上10質量%以下が好ましい。(D)中和剤の含有量を0.01質量%以上とすることにより、(D)中和剤の添加効果を十分に発揮させることができ、ワイヤ30と電極パッド12との接合部40の腐食(酸化劣化)をより確実に防止して、半導体装置100の高温保管特性を向上させることができる。また、(D)中和剤の含有量を10質量%以下とすることにより、吸湿率を低下させることができるため、耐半田クラック性が向上する傾向にある。とくに、腐食防止剤として炭酸カルシウムやハイドロタルサイトを用いた場合には、上記と同様の観点から、その含有量は、エポキシ樹脂組成物全体に対して0.05質量%以上2質量%以下であることがより好ましい。   (D) As content of a neutralizing agent, 0.01 to 10 mass% is preferable with respect to the whole epoxy resin composition. (D) By making content of a neutralizing agent 0.01 mass% or more, the addition effect of (D) neutralizing agent can fully be exhibited, and the junction part 40 of the wire 30 and the electrode pad 12 can be demonstrated. Thus, corrosion (oxidative degradation) of the semiconductor device 100 can be more reliably prevented, and the high-temperature storage characteristics of the semiconductor device 100 can be improved. Moreover, since the moisture absorption can be reduced by setting the content of the (D) neutralizing agent to 10% by mass or less, the solder crack resistance tends to be improved. In particular, when calcium carbonate or hydrotalcite is used as a corrosion inhibitor, from the same viewpoint as described above, the content thereof is 0.05% by mass or more and 2% by mass or less with respect to the entire epoxy resin composition. More preferably.

((E)硬化促進剤)
(E)硬化促進剤は、(A)エポキシ樹脂のエポキシ基と、(B)硬化剤(たとえば、フェノール樹脂系硬化剤のフェノール性水酸基)と、の架橋反応を促進させるものであればよく、一般の半導体封止用エポキシ樹脂組成物に使用するものを用いることができる。(E)硬化促進剤としては、たとえば有機ホスフィン、テトラ置換ホスホニウム化合物、ホスホベタイン化合物、ホスフィン化合物とキノン化合物との付加物、ホスホニウム化合物とシラン化合物との付加物等のリン原子含有化合物;1,8−ジアザビシクロ(5,4,0)ウンデセン−7、ベンジルジメチルアミン、2−メチルイミダゾール等が例示されるアミジンや3級アミン、さらには前記アミジン、アミンの4級塩等の窒素原子含有化合物等が挙げられ、これらは1種類を単独で用いても2種以上を併用しても差し支えない。
((E) Curing accelerator)
(E) The curing accelerator may be any one that promotes the crosslinking reaction between (A) the epoxy group of the epoxy resin and (B) the curing agent (for example, the phenolic hydroxyl group of the phenol resin-based curing agent), What is used for the general epoxy resin composition for semiconductor sealing can be used. (E) Examples of the curing accelerator include phosphorus atom-containing compounds such as organic phosphines, tetra-substituted phosphonium compounds, phosphobetaine compounds, adducts of phosphine compounds and quinone compounds, adducts of phosphonium compounds and silane compounds; Amidines and tertiary amines exemplified by 8-diazabicyclo (5,4,0) undecene-7, benzyldimethylamine, 2-methylimidazole and the like, and further nitrogen-containing compounds such as the amidines and quaternary salts of amines, etc. These may be used alone or in combination of two or more.

(E)硬化促進剤の含有量は、エポキシ樹脂組成物全体に対して、0.05質量%以上であることが好ましく、0.1質量%以上であることがより好ましい。これにより、硬化性が低下することを抑制できる。また、(E)硬化促進剤の含有量は、エポキシ樹脂組成物全体に対して、1質量%以下であることが好ましく、0.5質量%以下であることがより好ましい。これにより、流動性が低下することを抑制できる。   (E) It is preferable that content of a hardening accelerator is 0.05 mass% or more with respect to the whole epoxy resin composition, and it is more preferable that it is 0.1 mass% or more. Thereby, it can suppress that sclerosis | hardenability falls. Moreover, it is preferable that it is 1 mass% or less with respect to the whole epoxy resin composition, and, as for content of (E) hardening accelerator, it is more preferable that it is 0.5 mass% or less. Thereby, it can suppress that fluidity | liquidity falls.

((F)有機硫黄化合物)
(F)有機硫黄化合物は、1分子中に硫黄原子を1以上含有する化合物である。エポキシ樹脂組成物に(F)有機硫黄化合物を含有させることにより、半導体チップ10およびワイヤ30に対するエポキシ樹脂組成物の密着性を向上させることができる。(F)有機硫黄化合物としては、たとえば3−メルカプトプロピルトリメトキシシラン等のメルカプトシラン化合物、または3−アミノ−5−メルカプト−1,2,4−トリアゾール等のトリアゾール骨格を有するメルカプト化合物、トランス−4,5−ジヒドロキシ−1,2−ジチアン等のジチアン系化合物、2−(メチルチオ)−2−チアゾリン系化合物、2−メルカプトベンゾチアゾール等のベンゾチアゾール系化合物、2−メルカプトエタノール、3−メルカプトー1,2−プロパンジオールなどのメルカプト基含有アルコールが挙げられこれらは1種類を単独で用いても2種以上を併用しても差し支えない。
これらの中でも、3−メルカプトプロピルトリメトキシシラン等のメルカプトシラン化合物を(F)有機硫黄化合物として用いることがとくに好ましい。これにより、半導体チップ10やワイヤ30に対する密着性および高温保管特性のバランスに優れたエポキシ樹脂組成物を実現できる。なお、3−メルカプトプロピルトリメトキシシラン等のメルカプトシラン化合物は、カップリング剤としても機能する。
((F) Organic sulfur compounds)
(F) An organic sulfur compound is a compound containing one or more sulfur atoms in one molecule. By containing the organic sulfur compound (F) in the epoxy resin composition, the adhesion of the epoxy resin composition to the semiconductor chip 10 and the wire 30 can be improved. (F) Examples of organic sulfur compounds include mercaptosilane compounds such as 3-mercaptopropyltrimethoxysilane, mercapto compounds having a triazole skeleton such as 3-amino-5-mercapto-1,2,4-triazole, and trans- Dithian compounds such as 4,5-dihydroxy-1,2-dithian, 2- (methylthio) -2-thiazoline compounds, benzothiazole compounds such as 2-mercaptobenzothiazole, 2-mercaptoethanol, 3-mercapto-1 And mercapto group-containing alcohols such as 2-propanediol. These may be used alone or in combination of two or more.
Among these, it is particularly preferable to use a mercaptosilane compound such as 3-mercaptopropyltrimethoxysilane as the (F) organic sulfur compound. Thereby, the epoxy resin composition excellent in the balance of the adhesiveness with respect to the semiconductor chip 10 and the wire 30 and a high temperature storage characteristic is realizable. A mercaptosilane compound such as 3-mercaptopropyltrimethoxysilane also functions as a coupling agent.

(F)有機硫黄化合物の含有量は、エポキシ樹脂組成物全体に対して、0.05質量%以上1質量%以下であることが好ましく、0.1質量%以上0.5質量%以下であることがとくに好ましい。これにより、エポキシ樹脂組成物の硬化物中における硫黄の含有量を、密着性および高温保管特性のバランスに優れたエポキシ樹脂組成物を実現するために好適なものとすることができる。   (F) The content of the organic sulfur compound is preferably 0.05% by mass or more and 1% by mass or less, and preferably 0.1% by mass or more and 0.5% by mass or less with respect to the entire epoxy resin composition. Particularly preferred. Thereby, in order to implement | achieve the epoxy resin composition excellent in the balance of adhesiveness and a high temperature storage characteristic, content of sulfur in the hardened | cured material of an epoxy resin composition can be made.

封止樹脂60を構成するエポキシ樹脂組成物には、さらに必要に応じて、水酸化ジルコニウム等のアルミニウム腐食防止剤;酸化ビスマス水和物等の無機イオン交換体;γ−グリシドキシプロピルトリメトキシシラン、3−アミノプロピルトリメトキシシラン、エポキシシラン等のカップリング剤;カーボンブラック、ベンガラ等の着色剤;シリコーンゴム等の低応力成分;カルナバワックス等の天然ワックス、合成ワックス、ステアリン酸亜鉛等の高級脂肪酸及びその金属塩類もしくはパラフィン等の離型剤;水酸化アルミニウム、水酸化マグネシウム、ホウ酸亜鉛、モリブデン酸亜鉛、ホスファゼン等の難燃剤、酸化防止剤等の各種添加剤を適宜配合してもよい。   If necessary, the epoxy resin composition constituting the sealing resin 60 may further include an aluminum corrosion inhibitor such as zirconium hydroxide; an inorganic ion exchanger such as bismuth oxide hydrate; and γ-glycidoxypropyltrimethoxy. Coupling agents such as silane, 3-aminopropyltrimethoxysilane, and epoxy silane; colorants such as carbon black and bengara; low stress components such as silicone rubber; natural wax such as carnauba wax; synthetic wax; zinc stearate Mold release agents such as higher fatty acids and their metal salts or paraffin; flame retardants such as aluminum hydroxide, magnesium hydroxide, zinc borate, zinc molybdate, phosphazene, and various additives such as antioxidants may be appropriately blended Good.

封止樹脂60を構成するエポキシ樹脂組成物としては、たとえば前述の各成分を、ミキサー等を用いて15℃〜28℃で混合したものや、さらにロール、ニーダーまたは押出機等の混練機で溶融混練し、冷却した後に粉砕したものなど、必要に応じて適宜分散度や流動性等を調整したものを用いることができる。   Examples of the epoxy resin composition constituting the sealing resin 60 include those obtained by mixing the above-described components at 15 ° C. to 28 ° C. using a mixer or the like, and further melting in a kneader such as a roll, kneader or extruder What knead | mixed and cooled and grind | pulverized can use what adjusted dispersity, fluidity | liquidity, etc. suitably as needed.

図4は、図1に示す半導体装置100の第1の変形例を示す平面図である。
本変形例において、基材20は、半導体チップ10を搭載するダイパッド24と、インナーリードと、を含むリードフレームである。この場合、基材20に設けられる接続端子22は、たとえばインナーリードにより構成される。このため、ボンディングワイヤ30は、半導体チップ10に設けられた電極12と、インナーリードにより構成される接続端子22と、を互いに接続することとなる。
本実施形態において、基材20は、たとえばCu合金または42アロイにより構成される。また、接続端子22について、その表面部分は、たとえばAgまたはNi層、Pd層、Au層が順に積層された積層膜により構成される。この場合、ボンディングワイヤ30と接続端子22との間において高い接合信頼性を実現することが可能となる。
FIG. 4 is a plan view showing a first modification of the semiconductor device 100 shown in FIG.
In this modification, the base material 20 is a lead frame including a die pad 24 on which the semiconductor chip 10 is mounted and an inner lead. In this case, the connection terminal 22 provided in the base material 20 is comprised by an inner lead, for example. For this reason, the bonding wire 30 connects the electrode 12 provided on the semiconductor chip 10 and the connection terminal 22 constituted by the inner lead to each other.
In this embodiment, the base material 20 is comprised by Cu alloy or 42 alloy, for example. Further, the surface portion of the connection terminal 22 is constituted by a laminated film in which, for example, an Ag or Ni layer, a Pd layer, and an Au layer are laminated in order. In this case, it is possible to realize high bonding reliability between the bonding wire 30 and the connection terminal 22.

図5は、図1に示す半導体装置100の第2の変形例を示す断面図である。
本変形例において、基材20上には、複数の半導体チップ10が互いに積層される。複数の半導体チップ10のうち任意の二つの半導体チップ10の間は、たとえばワイヤ34により互いに電気的に接続される。すなわち、ワイヤ34は、一の半導体チップ10の電極パッド12と、他の半導体チップ10の電極パッド12と、に対して接続されることとなる。ワイヤ34は、たとえばワイヤ30と同様の構成を有することができる。
ワイヤ34と電極パッド12との接合部には、Ag、AlおよびPdを含む合金層が形成される。ワイヤ34と電極パッド12との接合部に設けられる合金層は、上述したワイヤ30と電極パッド12との接合部に設けられる合金層32と同様の構成を有する。この場合、互いに積層される二つの半導体チップ10を接続するワイヤ34と、ワイヤ34に接続される電極パッド12と、の間においても、耐湿信頼性および高温保管特性等のバランスに優れた接合部を実現することが可能となる。
図5においては、基材20上に、二つの半導体チップ10が積層される場合が例示されている。なお、本変形例に係る半導体装置100の構成は、図5に示すものに限定されない。本変形例においては、たとえば任意の数の半導体チップ10を基材20上に積層することが可能である。
FIG. 5 is a cross-sectional view showing a second modification of semiconductor device 100 shown in FIG.
In this modification, a plurality of semiconductor chips 10 are stacked on the base material 20. Any two semiconductor chips 10 among the plurality of semiconductor chips 10 are electrically connected to each other by, for example, wires 34. That is, the wire 34 is connected to the electrode pad 12 of one semiconductor chip 10 and the electrode pad 12 of another semiconductor chip 10. The wire 34 can have the same configuration as the wire 30, for example.
An alloy layer containing Ag, Al, and Pd is formed at the joint between the wire 34 and the electrode pad 12. The alloy layer provided at the joint between the wire 34 and the electrode pad 12 has the same configuration as the alloy layer 32 provided at the joint between the wire 30 and the electrode pad 12 described above. In this case, even between the wire 34 that connects the two semiconductor chips 10 stacked on each other and the electrode pad 12 that is connected to the wire 34, the joint having an excellent balance of moisture resistance reliability and high-temperature storage characteristics, etc. Can be realized.
FIG. 5 illustrates a case where two semiconductor chips 10 are stacked on the base material 20. Note that the configuration of the semiconductor device 100 according to the present modification is not limited to that shown in FIG. In this modification, for example, an arbitrary number of semiconductor chips 10 can be stacked on the base material 20.

次に、本実施形態に係る半導体装置100の製造方法の一例について説明する。
まず、電極パッド12を備える半導体チップ10を準備する。半導体チップ10は、たとえばトランジスタ等の素子が形成されたウェハ上に多層配線層を形成した後、当該ウェハをダイシングして各半導体チップ10に個片化することにより得られる。
次いで、接続端子22を備える基材20上に、半導体チップ10を搭載する。ここでは、基材20のうち接続端子22が設けられていない領域上に半導体チップ10が配置される。本実施形態においては、たとえば基材20上に設けられたダイアタッチ材を介して、基材20上に半導体チップ10を搭載する。
Next, an example of a method for manufacturing the semiconductor device 100 according to the present embodiment will be described.
First, the semiconductor chip 10 provided with the electrode pad 12 is prepared. The semiconductor chip 10 is obtained, for example, by forming a multilayer wiring layer on a wafer on which elements such as transistors are formed, and then dicing the wafer into individual semiconductor chips 10.
Next, the semiconductor chip 10 is mounted on the base material 20 including the connection terminals 22. Here, the semiconductor chip 10 is disposed on a region of the base material 20 where the connection terminals 22 are not provided. In the present embodiment, the semiconductor chip 10 is mounted on the base material 20 via, for example, a die attach material provided on the base material 20.

次に、半導体チップ10の電極パッド12と、基材20の接続端子22と、をワイヤ30によりワイヤボンディングする。これにより、電極パッド12と接続端子22が電気的に接続されることとなる。上記ワイヤボンディングは、たとえば当業者がAuワイヤを用いてワイヤボンディングを行う一般的な条件を基本として、窒素、アルゴンまたはヘリウム等の不活性ガス雰囲気下で行われる。また、ボンディング装置としては、たとえばCuワイヤ用のボンディング装置等を用いることができる。   Next, the electrode pads 12 of the semiconductor chip 10 and the connection terminals 22 of the base material 20 are wire-bonded with wires 30. Thereby, the electrode pad 12 and the connection terminal 22 are electrically connected. The wire bonding is performed in an inert gas atmosphere such as nitrogen, argon, or helium, based on the general condition that a person skilled in the art performs wire bonding using an Au wire, for example. As the bonding apparatus, for example, a bonding apparatus for Cu wire can be used.

次に、半導体チップ10およびワイヤ30を、エポキシ樹脂組成物により封止する。エポキシ樹脂組成物は、たとえばトランスファーモールド、コンプレッションモールド、またはインジェクションモールド等の成形方法を用いて硬化成形される。
次いで、エポキシ樹脂組成物に対し、80℃〜200℃程度の温度で、10分〜24時間程度の時間をかけて後硬化を行う。これにより、エポキシ樹脂組成物の硬化物により構成される封止樹脂60が形成される。上記後硬化は、150℃〜200℃、2〜16時間の条件下により行うことがとくに好ましい。
本実施形態によれば、たとえばこのようにして半導体装置100が形成される。
Next, the semiconductor chip 10 and the wire 30 are sealed with an epoxy resin composition. The epoxy resin composition is cured and molded using a molding method such as a transfer mold, a compression mold, or an injection mold.
Next, the epoxy resin composition is post-cured at a temperature of about 80 ° C. to 200 ° C. for a time of about 10 minutes to 24 hours. Thereby, the sealing resin 60 comprised with the hardened | cured material of an epoxy resin composition is formed. The post-curing is particularly preferably performed under conditions of 150 ° C. to 200 ° C. and 2 to 16 hours.
According to the present embodiment, for example, the semiconductor device 100 is formed in this way.

以上、本実施形態によれば、Agを主成分としてPdを含む第1金属材料により構成されるワイヤ30と、Alを主成分とする第2金属材料により構成されている電極パッド12と、の接合部40には、Ag、AlおよびPdを含む合金層が形成されている。これにより、ワイヤと電極パッドとの間における接合信頼性を向上させることが可能となる。
以下、参考形態の例を付記する。
1. 電極パッドを備える半導体チップと、
前記電極パッドに電気的に接続されたワイヤと、
を備え、
前記ワイヤは、Agを主成分としてPdを含む第1金属材料により構成されており、
前記電極パッドは、Alを主成分とする第2金属材料により構成されており、
前記ワイヤと前記電極パッドとの接合部には、Ag、AlおよびPdを含む合金層が形成されている半導体装置。
2. 1.に記載の半導体装置において、
前記ワイヤを構成する前記第1金属材料中におけるAgの含有量は、85重量%以上99.5重量%以下である半導体装置。
3. 1.または2.に記載の半導体装置において、
前記半導体チップおよび前記ワイヤは、エポキシ樹脂組成物の硬化物により封止されており、
前記エポキシ樹脂組成物の硬化物中における硫黄の含有量は、1ppm以上400ppm以下である半導体装置。
4. 3.に記載の半導体装置において、
前記エポキシ樹脂組成物の硬化物は、有機硫黄化合物を含む半導体装置。
5. 3.または4.に記載の半導体装置において、
前記エポキシ樹脂組成物の硬化物のpHは、4以上7以下である半導体装置。
As described above, according to the present embodiment, the wire 30 made of the first metal material containing Ag as the main component and containing Pd, and the electrode pad 12 made of the second metal material containing Al as the main component. An alloy layer containing Ag, Al, and Pd is formed at the joint 40. Thereby, it is possible to improve the bonding reliability between the wire and the electrode pad.
Hereinafter, examples of the reference form will be added.
1. A semiconductor chip comprising electrode pads;
A wire electrically connected to the electrode pad;
With
The wire is made of a first metal material containing Ag as a main component and Pd,
The electrode pad is made of a second metal material mainly composed of Al,
A semiconductor device in which an alloy layer containing Ag, Al, and Pd is formed at a joint between the wire and the electrode pad.
2. 1. In the semiconductor device described in
The content of Ag in the said 1st metal material which comprises the said wire is a semiconductor device which is 85 weight% or more and 99.5 weight% or less.
3. 1. Or 2. In the semiconductor device described in
The semiconductor chip and the wire are sealed with a cured product of an epoxy resin composition,
The content of sulfur in the hardened | cured material of the said epoxy resin composition is a semiconductor device which is 1 ppm or more and 400 ppm or less.
4). 3. In the semiconductor device described in
The cured product of the epoxy resin composition is a semiconductor device containing an organic sulfur compound.
5. 3. Or 4. In the semiconductor device described in
The semiconductor device having a pH of 4 or more and 7 or less of a cured product of the epoxy resin composition.

次に、本発明の実施例について説明する。   Next, examples of the present invention will be described.

(エポキシ樹脂組成物の調整)
製造例1〜3のそれぞれについて、以下のようにエポキシ樹脂組成物を調整した。
まず、表1に従い配合された各成分を、ミキサーを用いて15〜28℃で混合した。次いで、得られた混合物を、70〜100℃でロール混練した。次いで、混練後の混合物を冷却し、粉砕してエポキシ樹脂組成物を得た。なお、表1中における各成分の詳細は下記のとおりである。また、表1中の単位は、質量%である。
(Adjustment of epoxy resin composition)
About each of manufacture examples 1-3, the epoxy resin composition was adjusted as follows.
First, each component mix | blended according to Table 1 was mixed at 15-28 degreeC using the mixer. Next, the obtained mixture was roll kneaded at 70 to 100 ° C. Next, the kneaded mixture was cooled and pulverized to obtain an epoxy resin composition. The details of each component in Table 1 are as follows. Moreover, the unit in Table 1 is mass%.

(A)エポキシ樹脂
EP−BA(ビフェニレン骨格を有するフェノールアラルキル型エポキシ樹脂):NC3000P、日本化薬(株)製、エポキシ当量276、Clイオン濃度280ppm
(B)硬化剤
HD−BA(ビフェニレン骨格を有するフェノールアラルキル樹脂):MEH−7851SS、明和化成(株)製、水酸基当量203
(C)充填材
シリカ:FB−820、電気化学工業(株)製、平均粒径26.5μm、105μm以上の粒子1%以下
(D)中和剤
ハイドロタルサイト:DHT−4A(登録商標)(上記式(5)において、aが4.3であり、bが2であり、cが1であるハイドロタルサイト)協和化学工業(株)製
(E)硬化促進剤
トリフェニルホスフィン(TPP)、北興化学工業(株)製
(F)有機硫黄化合物
化合物1:3−メルカプトプロピルトリメトキシシラン
化合物2:3−アミノ−5−メルカプト−1,2,4−トリアゾール
(G)その他の成分
カップリング剤:エポキシシラン
着色剤:カーボンブラック
離型剤:カルナバワックス
(A) Epoxy resin EP-BA (phenol aralkyl type epoxy resin having a biphenylene skeleton): NC3000P, Nippon Kayaku Co., Ltd., epoxy equivalent 276, Cl ion concentration 280 ppm
(B) Curing agent HD-BA (phenol aralkyl resin having a biphenylene skeleton): MEH-7785SS, manufactured by Meiwa Kasei Co., Ltd., hydroxyl equivalent 203
(C) Filler silica: FB-820, manufactured by Denki Kagaku Kogyo Co., Ltd., average particle size of 26.5 μm, particles of 105 μm or more, 1% or less (D) Neutralizing agent hydrotalcite: DHT-4A (registered trademark) (Hydrotalcite where a is 4.3, b is 2 and c is 1 in the above formula (5)) (E) Curing accelerator triphenylphosphine (TPP) manufactured by Kyowa Chemical Industry Co., Ltd. (F) Organic sulfur compound compound 1: 3-mercaptopropyltrimethoxysilane compound 2: 3-amino-5-mercapto-1,2,4-triazole (G) Other components coupling Agent: Epoxysilane Colorant: Carbon Black Release Agent: Carnauba Wax

(スパイラルフロー)
低圧トランスファー成形機(コータキ精機(株)製「KTS−15」)を用いて、EMMI−1−66に準じたスパイラルフロー測定用の金型に、金型温度175℃、注入圧力6.9MPa、硬化時間120秒の条件で、製造例1〜3のエポキシ樹脂組成物をそれぞれ注入し、流動長を測定した。表1における単位はcmである。
(Spiral flow)
Using a low-pressure transfer molding machine (“KTS-15” manufactured by Kotaki Seiki Co., Ltd.), a mold for spiral flow measurement according to EMMI-1-66, a mold temperature of 175 ° C., an injection pressure of 6.9 MPa, Under the conditions of a curing time of 120 seconds, the epoxy resin compositions of Production Examples 1 to 3 were respectively injected, and the flow length was measured. The unit in Table 1 is cm.

(ゲルタイム)
175℃に加熱した熱板上で製造例1〜3のエポキシ樹脂組成物をそれぞれ溶融した後、へらで練りながら硬化するまでの時間を測定した。表1における単位は秒である。
(Geltime)
After melting the epoxy resin compositions of Production Examples 1 to 3 on a hot plate heated to 175 ° C., the time until curing was measured while kneading with a spatula. The unit in Table 1 is seconds.

(pHの測定)
製造例1〜3のエポキシ樹脂組成物の硬化物を、金型温度175℃、注入圧力7.5MPa、硬化時間2分の条件下で低圧トランスファー成形機(コータキ精機(株)製「KTS−15」)を用いて成形し、50mmφ×3mmの試験片を得た。次いで、得られた試験片を175℃4時間の条件下で後硬化した後に微粉砕して、粉砕品を得た。次いで、5gの粉砕品に50mlの蒸留水を加え、テフロン(登録商標)ライニングした容器に入れ、125℃20時間の処理を行い、抽出液を得た。pHメータを使用し抽出液のpHを測定した。
(Measurement of pH)
The cured products of the epoxy resin compositions of Production Examples 1 to 3 were subjected to low pressure transfer molding machine (“KTS-15” manufactured by Kotaki Seiki Co., Ltd.) under conditions of a mold temperature of 175 ° C., an injection pressure of 7.5 MPa, and a curing time of 2 minutes. ”) To obtain a 50 mmφ × 3 mm test piece. Subsequently, the obtained test piece was post-cured under conditions of 175 ° C. for 4 hours and then finely pulverized to obtain a pulverized product. Next, 50 ml of distilled water was added to 5 g of the pulverized product, placed in a Teflon (registered trademark) -lined container, and treated at 125 ° C. for 20 hours to obtain an extract. The pH of the extract was measured using a pH meter.

(硫黄含有量の測定)
製造例1〜3のエポキシ樹脂組成物の硬化物を約5mg測りとり、内部を酸素で満たしたフラスコ内において燃焼させた。これにより発生した燃焼ガスを5%水酸化カリウム溶液に吸収させた。イオンクロマトグラフ法により測定した5%水酸化カリウム溶液中の硫酸イオン量から、エポキシ樹脂組成物中における硫黄含有量に換算した。表1における単位はppmである。
(Measurement of sulfur content)
About 5 mg of a cured product of the epoxy resin composition of Production Examples 1 to 3 was measured and burned in a flask filled with oxygen. The combustion gas generated thereby was absorbed in a 5% potassium hydroxide solution. It converted into the sulfur content in an epoxy resin composition from the sulfate ion amount in 5% potassium hydroxide solution measured by the ion chromatograph method. The unit in Table 1 is ppm.

Figure 0006341203
Figure 0006341203

(半導体装置の作製)
実施例1〜7、比較例1〜2のそれぞれについて、以下のように半導体装置を作製した。
Al純度95.0%(Cu5.0%)の金属材料により構成される電極パッドを備えるTEG(Test Element Group)チップ(3.5mm×3.5mm)を、352ピンBGA(基板は厚さ0.56mm、ビスマレイミド・トリアジン樹脂/ガラスクロス基板、パッケージサイズは30mm×30mm、厚さ1.17mm)上に搭載した。次いで、TEGチップの電極パッド(以下、電極パッド)と、BGA基板の接続端子(以下、接続端子)と、を表2および3に従う金属材料により構成されるワイヤを用いてワイヤピッチ80μmでワイヤボンディングした。
これにより得られた構造体を、低圧トランスファー成形機(TOWA製「Yシリーズ」)を用いて、金型温度175℃、注入圧力6.9MPa、硬化時間2分の条件で、表2および3に従う製造例により得られたエポキシ樹脂組成物を用いて封止成形し、352ピンBGAパッケージを作製した。その後、得られたBGAパッケージを175℃、4時間の条件で後硬化し、半導体装置を得た。
(Fabrication of semiconductor devices)
About each of Examples 1-7 and Comparative Examples 1-2, the semiconductor device was produced as follows.
A TEG (Test Element Group) chip (3.5 mm × 3.5 mm) having an electrode pad made of a metal material having an Al purity of 95.0% (Cu 5.0%) is replaced with a 352-pin BGA (the substrate has a thickness of 0). .56 mm, bismaleimide / triazine resin / glass cloth substrate, package size 30 mm × 30 mm, thickness 1.17 mm). Next, wire bonding is performed with a wire pitch of 80 μm using a wire composed of a metal material according to Tables 2 and 3 for the electrode pads of the TEG chip (hereinafter referred to as electrode pads) and the connection terminals (hereinafter referred to as connection terminals) of the BGA substrate. did.
The structure thus obtained is in accordance with Tables 2 and 3 using a low-pressure transfer molding machine (“Y series” manufactured by TOWA) under conditions of a mold temperature of 175 ° C., an injection pressure of 6.9 MPa, and a curing time of 2 minutes. Sealing molding was performed using the epoxy resin composition obtained in the production example, and a 352-pin BGA package was produced. Thereafter, the obtained BGA package was post-cured at 175 ° C. for 4 hours to obtain a semiconductor device.

(TEM分析)
実施例1〜7、比較例1〜2のそれぞれについて、得られた半導体装置を175℃、16時間、大気中の条件下において加熱した後、ワイヤと電極パッドとの接合部の構造を、透過型電子顕微鏡(TEM)を用いて解析した。
実施例1〜7の半導体装置では、ワイヤと電極パッドとの接合部においてAg、AlおよびPdを含む合金層が観察された。一方で、比較例1〜2の半導体装置では、ワイヤと電極パッドとの接合部においてAg、AlおよびPdを含む合金層は観察されなかった。
(TEM analysis)
For each of Examples 1 to 7 and Comparative Examples 1 and 2, the obtained semiconductor device was heated at 175 ° C. for 16 hours under atmospheric conditions, and then the structure of the junction between the wire and the electrode pad was transmitted. Analysis was performed using a scanning electron microscope (TEM).
In the semiconductor devices of Examples 1 to 7, an alloy layer containing Ag, Al, and Pd was observed at the junction between the wire and the electrode pad. On the other hand, in the semiconductor devices of Comparative Examples 1 and 2, an alloy layer containing Ag, Al, and Pd was not observed at the junction between the wire and the electrode pad.

(耐湿信頼性)
実施例1〜7、比較例1〜2の半導体装置について、HAST(不飽和耐湿性試験)を行った。HASTは、IEC68−2−66に準拠して、温度130℃、湿度85%RH、印加電圧20V、96時間の試験条件下において行った。試験後の半導体装置についてワイヤと電極パッドとの間における電気抵抗値を測定し、初期抵抗値に対し110%未満の電気抵抗値を示すものを◎、110%以上120%以下の電気抵抗値を示すものを○、120%よりも大きい電気抵抗値を示すものを×とした。
(Moisture resistance reliability)
About the semiconductor device of Examples 1-7 and Comparative Examples 1-2, HAST (unsaturated moisture resistance test) was done. HAST was performed under test conditions of a temperature of 130 ° C., a humidity of 85% RH, an applied voltage of 20 V, and 96 hours in accordance with IEC68-2-66. For the semiconductor device after the test, the electrical resistance value between the wire and the electrode pad is measured, and the electrical resistance value less than 110% of the initial resistance value is ◎, and the electrical resistance value is 110% or more and 120% or less. What is shown is ◯, and what shows an electric resistance value greater than 120% is ×.

(高温保管特性)
実施例1〜7、比較例1〜2の半導体装置について、HTSL(高温保管試験)を行った。HTSLは、温度185℃、1000時間の試験条件下において行った。試験後の半導体装置についてワイヤと電極パッドとの間における電気抵抗値を測定し、初期抵抗値に対し110%未満の電気抵抗値を示すものを◎、110%以上120%以下の電気抵抗値を示すものを○、120%よりも大きい電気抵抗値を示すものを×とした。
(High temperature storage characteristics)
About the semiconductor device of Examples 1-7 and Comparative Examples 1-2, the HTSL (high temperature storage test) was done. HTSL was performed under test conditions of a temperature of 185 ° C. and 1000 hours. For the semiconductor device after the test, the electrical resistance value between the wire and the electrode pad is measured, and the electrical resistance value less than 110% of the initial resistance value is ◎, and the electrical resistance value is 110% or more and 120% or less. What is shown is ◯, and what shows an electric resistance value greater than 120% is ×.

(密着性)
実施例1〜7、比較例1〜2のそれぞれについて、得られた半導体装置4個に対し85℃相対湿度85%の環境下で168時間処理した後、IRリフロー処理(260℃)を行った。次いで、処理後の半導体装置内部を超音波探傷装置で観察し、封止樹脂が半導体チップまたはワイヤから剥離した剥離面積を算出した。全ての半導体装置について剥離面積が5%未満の場合を◎、5%以上10%以下の場合を○、10%を超える場合を×とした。
(Adhesion)
About each of Examples 1-7 and Comparative Examples 1-2, after processing for 168 hours in 85 degreeC relative humidity 85% environment with respect to four obtained semiconductor devices, IR reflow process (260 degreeC) was performed. . Next, the inside of the processed semiconductor device was observed with an ultrasonic flaw detector, and the peeled area where the sealing resin peeled from the semiconductor chip or wire was calculated. For all semiconductor devices, the case where the peeled area was less than 5% was marked as ◎, the case where it was 5% or more and 10% or less, and the case where it exceeded 10%.

Figure 0006341203
Figure 0006341203

Figure 0006341203
Figure 0006341203

上述のように、実施例1〜7では、ワイヤと電極パッドとの接合部においてAg、AlおよびPdを含む合金層が観察された。このような実施例1〜7では、いずれも高温保管特性、耐湿信頼性試験および密着性において良好な結果が得られた。この中でも、実施例1、2、3、7においては、他の実施例と比較して密着性にとくに優れた半導体装置が得られた。また、実施例1〜6においては、実施例7と比較して高温保管特性にとくに優れた半導体装置が得られた。さらに、実施例1、2、4、5、7では、他の実施例と比較して耐湿信頼性にとくに優れた半導体装置が得られた。   As described above, in Examples 1 to 7, an alloy layer containing Ag, Al, and Pd was observed at the joint between the wire and the electrode pad. In Examples 1 to 7 as described above, good results were obtained in high-temperature storage characteristics, moisture resistance reliability test, and adhesion. Among these, in Examples 1, 2, 3, and 7, semiconductor devices having particularly excellent adhesion as compared with the other examples were obtained. Moreover, in Examples 1-6, the semiconductor device which was excellent in the high temperature storage characteristic compared with Example 7 was obtained. Further, in Examples 1, 2, 4, 5, and 7, semiconductor devices that were particularly excellent in moisture resistance reliability were obtained as compared with other Examples.

この出願は、2013年6月20日に出願された日本特許出願特願2013−129375を基礎とする優先権を主張し、その開示の全てをここに取り込む。   This application claims the priority on the basis of Japanese patent application Japanese Patent Application No. 2013-129375 for which it applied on June 20, 2013, and takes in those the indications of all here.

Claims (9)

電極パッドを備える半導体チップと、
前記電極パッドに電気的に接続されたワイヤと、
を備え、
前記ワイヤは、Agを主成分としてPdを含む第1金属材料により構成されており、
前記電極パッドは、Alを主成分とする第2金属材料により構成されており、
前記ワイヤと前記電極パッドとの接合部には、Ag、AlおよびPdを含む合金層が形成されており、
前記合金層は、前記ワイヤ側に位置する一端部において、前記電極パッド側に位置する他端部よりも、AgおよびPdの組成比が高く、かつAlの組成比が低い半導体装置。
A semiconductor chip comprising electrode pads;
A wire electrically connected to the electrode pad;
With
The wire is made of a first metal material containing Ag as a main component and Pd,
The electrode pad is made of a second metal material mainly composed of Al,
An alloy layer containing Ag, Al and Pd is formed at the joint between the wire and the electrode pad,
The alloy layer is a semiconductor device having a higher composition ratio of Ag and Pd and a lower composition ratio of Al at one end portion located on the wire side than on the other end portion located on the electrode pad side.
請求項1に記載の半導体装置において、
前記ワイヤを構成する前記第1金属材料中におけるAgの含有量は、85重量%以上99.5重量%以下である半導体装置。
The semiconductor device according to claim 1,
The content of Ag in the said 1st metal material which comprises the said wire is a semiconductor device which is 85 weight% or more and 99.5 weight% or less.
請求項1または2に記載の半導体装置において、
前記半導体チップおよび前記ワイヤは、エポキシ樹脂組成物の硬化物により封止されており、
前記エポキシ樹脂組成物の硬化物は、有機硫黄化合物を含み、
前記エポキシ樹脂組成物の硬化物中における前記有機硫黄化合物に由来する硫黄の含有量は、1ppm以上400ppm以下である半導体装置。
The semiconductor device according to claim 1 or 2,
The semiconductor chip and the wire are sealed with a cured product of an epoxy resin composition,
The cured product of the epoxy resin composition contains an organic sulfur compound,
The content of the sulfur originating in the said organic sulfur compound in the hardened | cured material of the said epoxy resin composition is 1 ppm or more and 400 ppm or less.
請求項3に記載の半導体装置において、
前記エポキシ樹脂組成物の硬化物のpHは、4以上7以下である半導体装置。
The semiconductor device according to claim 3.
The semiconductor device having a pH of 4 or more and 7 or less of a cured product of the epoxy resin composition.
請求項3または4に記載の半導体装置において、
前記エポキシ樹脂組成物は、エポキシ樹脂、硬化剤、充填材、中和剤、および硬化促進剤を含む半導体装置。
The semiconductor device according to claim 3 or 4,
The epoxy resin composition is a semiconductor device including an epoxy resin, a curing agent, a filler, a neutralizing agent, and a curing accelerator.
請求項1〜5のいずれか一項に記載の半導体装置において、
前記第1金属材料はAuをさらに含み、
前記合金層はAuをさらに含み、
前記合金層は、前記ワイヤ側に位置する一端部において、前記電極パッド側に位置する他端部よりも、Ag、PdおよびAuの組成比が高く、かつAlの組成比が低い半導体装置。
In the semiconductor device according to any one of claims 1 to 5,
The first metal material further includes Au,
The alloy layer further includes Au,
In the semiconductor device, the alloy layer has a higher composition ratio of Ag, Pd, and Au and a lower composition ratio of Al in one end portion located on the wire side than in the other end portion located on the electrode pad side.
請求項6に記載の半導体装置において、
前記ワイヤを構成する前記第1金属材料中におけるAuの含有量は、0重量%よりも大きく、かつ10重量%以下である半導体装置。
The semiconductor device according to claim 6.
A semiconductor device in which a content of Au in the first metal material constituting the wire is greater than 0 wt% and equal to or less than 10 wt%.
請求項1〜7のいずれか一項に記載の半導体装置において、
前記ワイヤを構成する前記第1金属材料中におけるPdの含有量は、0.5重量%以上15重量%以下である半導体装置。
In the semiconductor device according to any one of claims 1 to 7,
The semiconductor device, wherein the content of Pd in the first metal material constituting the wire is 0.5 wt% or more and 15 wt% or less.
請求項1〜8のいずれか一項に記載の半導体装置において、
前記第2金属材料中におけるAlの含有量は、90重量%以上100重量%以下であり、
前記第2金属材料は、Ni、Au、Pd、Ag、Cu、SiまたはPtを含有する半導体装置。
In the semiconductor device according to any one of claims 1 to 8,
The content of Al in the second metal material is 90 wt% or more and 100 wt% or less,
The second metal material is a semiconductor device containing Ni, Au, Pd, Ag, Cu, Si, or Pt.
JP2015522807A 2013-06-20 2014-06-11 Semiconductor device Active JP6341203B2 (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP2013129375 2013-06-20
JP2013129375 2013-06-20
PCT/JP2014/065429 WO2014203777A1 (en) 2013-06-20 2014-06-11 Semiconductor device

Publications (2)

Publication Number Publication Date
JPWO2014203777A1 JPWO2014203777A1 (en) 2017-02-23
JP6341203B2 true JP6341203B2 (en) 2018-06-13

Family

ID=52104514

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2015522807A Active JP6341203B2 (en) 2013-06-20 2014-06-11 Semiconductor device

Country Status (5)

Country Link
JP (1) JP6341203B2 (en)
KR (1) KR102215169B1 (en)
CN (1) CN105308731B (en)
TW (1) TWI611532B (en)
WO (1) WO2014203777A1 (en)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2017037924A (en) * 2015-08-07 2017-02-16 株式会社ジェイデバイス Semiconductor package
JP2017179185A (en) * 2016-03-31 2017-10-05 住友ベークライト株式会社 Epoxy resin composition for sealing semiconductor, and semiconductor device
JP7146719B2 (en) * 2019-10-31 2022-10-04 タツタ電線株式会社 semiconductor equipment

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2001176912A (en) 1999-12-16 2001-06-29 Noge Denki Kogyo:Kk Silver wire bonding wire filmed with gold
JP2001196411A (en) 2000-01-11 2001-07-19 Noge Denki Kogyo:Kk Gold-plated silver bonding wire
JP4596467B2 (en) * 2005-06-14 2010-12-08 田中電子工業株式会社 Gold alloy wire for bonding wire with high bonding reliability, high roundness of crimped ball, high straightness and high resin flow resistance
JP2008166314A (en) * 2006-12-26 2008-07-17 Sumitomo Bakelite Co Ltd Semiconductor device and epoxy resin composition for sealing
JP2008174779A (en) 2007-01-17 2008-07-31 Tanaka Electronics Ind Co Ltd Wire material and its manufacturing method
JP2008251635A (en) * 2007-03-29 2008-10-16 Tanaka Electronics Ind Co Ltd GOLD ALLOY WIRE FOR BONDING WIRE HAVING HIGH JUNCTION RELIABILITY AND HIGH CIRCULARITY OF COMPRESSION BONDING BALL, PREVENTING EASY DAMAGE OF Al PAD AND ITS LOWER PORTION, AND HAVING STILL HIGHER RESIN FLOW PERFORMANCE
JP5470806B2 (en) * 2007-11-29 2014-04-16 住友ベークライト株式会社 Semiconductor device, sealing epoxy resin composition and manufacturing method thereof
JP5393207B2 (en) * 2008-10-10 2014-01-22 住友ベークライト株式会社 Semiconductor device
US20110089549A1 (en) * 2008-10-10 2011-04-21 Sumitomo Bakelite Co., Ltd Semiconductor device
CN101925992B (en) 2009-03-17 2012-08-22 新日铁高新材料株式会社 Bonding wire for semiconductor
US8101123B2 (en) * 2009-03-23 2012-01-24 Lee Jun-Der Composite alloy bonding wire and manufacturing method thereof
JP5616165B2 (en) 2010-08-24 2014-10-29 タツタ電線株式会社 Silver bonding wire
JP4771562B1 (en) * 2011-02-10 2011-09-14 田中電子工業株式会社 Ag-Au-Pd ternary alloy bonding wire

Also Published As

Publication number Publication date
CN105308731A (en) 2016-02-03
CN105308731B (en) 2019-04-30
KR20160022864A (en) 2016-03-02
TWI611532B (en) 2018-01-11
JPWO2014203777A1 (en) 2017-02-23
KR102215169B1 (en) 2021-02-10
WO2014203777A1 (en) 2014-12-24
TW201517228A (en) 2015-05-01

Similar Documents

Publication Publication Date Title
JP5532258B2 (en) Semiconductor device
US8963344B2 (en) Epoxy resin composition for semiconductor encapsulation, cured product thereof, and semiconductor device
JP5393207B2 (en) Semiconductor device
KR20170113309A (en) Epoxy resin composition for semiconductor encapsulation and semiconductor device
WO2011043058A1 (en) Semiconductor device
JP2017197620A (en) Epoxy resin composition for semiconductor encapsulation and method for manufacturing semiconductor device
JP6330658B2 (en) Semiconductor device
JP2021059741A (en) Epoxy resin composition for semiconductor encapsulation and method for manufacturing semiconductor device
JP6094573B2 (en) Semiconductor device
JP7247563B2 (en) Encapsulating resin composition and power module
JP2013209450A (en) Epoxy resin composition for sealing semiconductor
JP6341203B2 (en) Semiconductor device
JP5353636B2 (en) Semiconductor sealing resin composition and semiconductor device using the same
KR102264524B1 (en) Resin composition for encapsulation, semiconductor device and method for manufacturing semiconductor device
JP2021187868A (en) Thermosetting resin composition and electronic device
WO2011030516A1 (en) Semiconductor device
WO2013145609A1 (en) Epoxy resin composition for semiconductor sealing, cured body thereof, and semiconductor device
TW201634515A (en) Resin composition for encapsulation, semiconductor device and method for manufacturing semiconductor device

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20170512

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20171212

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20180115

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20180313

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20180402

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20180417

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20180430

R150 Certificate of patent or registration of utility model

Ref document number: 6341203

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150