JP6247280B2 - 強誘電性ランダムアクセスメモリ（ｆｒａｍ）レイアウト装置及び方法 - Google Patents

強誘電性ランダムアクセスメモリ（ｆｒａｍ）レイアウト装置及び方法 Download PDF

Info

Publication number
JP6247280B2
JP6247280B2 JP2015503674A JP2015503674A JP6247280B2 JP 6247280 B2 JP6247280 B2 JP 6247280B2 JP 2015503674 A JP2015503674 A JP 2015503674A JP 2015503674 A JP2015503674 A JP 2015503674A JP 6247280 B2 JP6247280 B2 JP 6247280B2
Authority
JP
Japan
Prior art keywords
coupled
fram
circuit
lines
array
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2015503674A
Other languages
English (en)
Japanese (ja)
Other versions
JP2015521336A5 (enExample
JP2015521336A (ja
Inventor
ジェイ トープス デビッド
ジェイ トープス デビッド
ピー クリントン マイケル
ピー クリントン マイケル
Original Assignee
日本テキサス・インスツルメンツ株式会社
テキサス インスツルメンツ インコーポレイテッド
テキサス インスツルメンツ インコーポレイテッド
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 日本テキサス・インスツルメンツ株式会社, テキサス インスツルメンツ インコーポレイテッド, テキサス インスツルメンツ インコーポレイテッド filed Critical 日本テキサス・インスツルメンツ株式会社
Publication of JP2015521336A publication Critical patent/JP2015521336A/ja
Publication of JP2015521336A5 publication Critical patent/JP2015521336A5/ja
Application granted granted Critical
Publication of JP6247280B2 publication Critical patent/JP6247280B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/30—Circuit design
    • G06F30/39—Circuit design at the physical level

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Evolutionary Computation (AREA)
  • Geometry (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Semiconductor Memories (AREA)
  • Dram (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
JP2015503674A 2012-03-30 2013-04-01 強誘電性ランダムアクセスメモリ（ｆｒａｍ）レイアウト装置及び方法 Active JP6247280B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US13/435,718 2012-03-30
US13/435,718 US8756558B2 (en) 2012-03-30 2012-03-30 FRAM compiler and layout
PCT/US2013/034785 WO2013149235A1 (en) 2012-03-30 2013-04-01 Ferroelectric random access memory (fram) layout apparatus and method

Publications (3)

Publication Number Publication Date
JP2015521336A JP2015521336A (ja) 2015-07-27
JP2015521336A5 JP2015521336A5 (enExample) 2016-05-26
JP6247280B2 true JP6247280B2 (ja) 2017-12-13

Family

ID=49234833

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2015503674A Active JP6247280B2 (ja) 2012-03-30 2013-04-01 強誘電性ランダムアクセスメモリ（ｆｒａｍ）レイアウト装置及び方法

Country Status (4)

Country Link
US (1) US8756558B2 (enExample)
JP (1) JP6247280B2 (enExample)
CN (1) CN104205227B (enExample)
WO (1) WO2013149235A1 (enExample)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10283181B2 (en) 2016-03-01 2019-05-07 Texas Instruments Incorporated Time tracking circuit for FRAM
US9721639B1 (en) * 2016-06-21 2017-08-01 Micron Technology, Inc. Memory cell imprint avoidance
GB2557994B (en) 2016-12-21 2020-01-15 Subsea 7 Ltd Supporting saturation divers underwater using a UUV with ancillary electrical equipment
US10418085B2 (en) * 2017-07-20 2019-09-17 Micron Technology, Inc. Memory plate segmentation to reduce operating power
US11194947B2 (en) * 2017-09-27 2021-12-07 Intel Corporation Systems and methods for region-based error detection and management in integrated circuits
CN116114019A (zh) * 2020-09-22 2023-05-12 株式会社半导体能源研究所 半导体装置及电子设备
CN117980993A (zh) * 2021-11-30 2024-05-03 华为技术有限公司 铁电存储器、数据读取方法及电子设备
CN116312674B (zh) * 2021-12-21 2025-06-27 长鑫存储技术有限公司 存储阵列自动扩展方法、装置、设备及介质
CN118380038B (zh) * 2024-06-21 2024-09-17 晶铁半导体技术(广东)有限公司 一种铁电存储器纠错方法、系统、设备及产品

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02264451A (ja) * 1989-04-05 1990-10-29 Mitsubishi Electric Corp フロアプラン設計支援装置
KR100297874B1 (ko) * 1997-09-08 2001-10-24 윤종용 강유전체랜덤액세스메모리장치
US6809949B2 (en) 2002-05-06 2004-10-26 Symetrix Corporation Ferroelectric memory
US7073158B2 (en) * 2002-05-17 2006-07-04 Pixel Velocity, Inc. Automated system for designing and developing field programmable gate arrays
KR100448921B1 (ko) 2002-05-21 2004-09-16 삼성전자주식회사 고속 강유전체 메모리 장치 및 그것의 기입 방법
KR100492799B1 (ko) * 2002-11-08 2005-06-07 주식회사 하이닉스반도체 강유전체 메모리 장치
KR100499631B1 (ko) * 2002-11-08 2005-07-05 주식회사 하이닉스반도체 강유전체 메모리 장치
US7461371B2 (en) 2003-09-11 2008-12-02 Taiwan Semiconductor Manufacturing Company, Ltd. General purpose memory compiler system and associated methods
US6930934B2 (en) 2003-10-28 2005-08-16 Taiwan Semiconductor Manufacturing Co., Ltd. High efficiency redundancy architecture in SRAM compiler
KR100835468B1 (ko) 2006-07-27 2008-06-04 주식회사 하이닉스반도체 불휘발성 강유전체 메모리 장치 및 그 리프레쉬 방법
WO2008029439A1 (fr) * 2006-09-04 2008-03-13 Renesas Technology Corp. Dispositif informatique de support à la conception et compilateur de mémoire
US7561458B2 (en) 2006-12-26 2009-07-14 Texas Instruments Incorporated Ferroelectric memory array for implementing a zero cancellation scheme to reduce plateline voltage in ferroelectric memory
US8154938B2 (en) 2009-03-06 2012-04-10 Texas Instruments Incorporated Memory array power domain partitioning
US8081500B2 (en) 2009-03-31 2011-12-20 Ramtron International Corporation Method for mitigating imprint in a ferroelectric memory

Also Published As

Publication number Publication date
US20130258751A1 (en) 2013-10-03
WO2013149235A1 (en) 2013-10-03
CN104205227B (zh) 2018-03-06
CN104205227A (zh) 2014-12-10
US8756558B2 (en) 2014-06-17
JP2015521336A (ja) 2015-07-27

Similar Documents

Publication Publication Date Title
JP6247280B2 (ja) 強誘電性ランダムアクセスメモリ（ｆｒａｍ）レイアウト装置及び方法
US11646090B2 (en) DRAM retention test method for dynamic error correction
US10062427B2 (en) Semiconductor memory device for controlling having different refresh operation periods for different sets of memory cells
JP5972501B1 (ja) センシング回路を使用して比較演算を実行するための装置及び方法
US20190179553A1 (en) Memory modules, memory systems and methods of operating memory modules
US10431320B2 (en) Semiconductor memory device, method of testing the same and method of operating the same
JP5411391B2 (ja) 半導体メモリの読取電流に追従するためのプログラム可能な追従回路
US9837141B2 (en) Read assist circuitry for a memory device
US20170092379A1 (en) Buffered multi-rank memory modules configured to selectively link rank control signals and methods of operating the same
KR20170030304A (ko) 스위처블 감지 증폭기를 갖는 메모리 장치
JP2015521336A5 (enExample)
US8456945B2 (en) 10T SRAM for graphics processing
TW201946056A (zh) 用於記憶體應用的旁路電路
US20120243285A1 (en) Multiple write during simultaneous memory access of a multi-port memory device
CN101937703B (zh) 用于具有新型位单元实施的寄存器堆的装置
US11222670B2 (en) Circuit architecture to derive higher mux from lower mux design
CN113707212A (zh) 具有封装后修复功能的存储器元件及其操作方法
US9384092B2 (en) Semiconductor memory device with multiple sub-memory cell arrays and memory system including same
US10600477B2 (en) Coupling compensation circuitry
TWI718180B (zh) 工作於多重低電壓且不降低效能的靜態隨機存取記憶體
CN105609140A (zh) 静态随机存取存储器及其测试方法
US8429578B2 (en) Method of verifying logic circuit including decoders and apparatus for the same
JP2008016163A (ja) メモリ装置およびメモリ読み出しエラー検出方法
Diamantidis Harnessing DRAM for accelerated arithmetic Operations
KR100594281B1 (ko) 패리티 비트를 가지는 균등 분할 셀 어레이 블록으로구성된 집적회로 메모리 장치

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20160330

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20160330

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20161130

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20161227

A601 Written request for extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A601

Effective date: 20170327

A601 Written request for extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A601

Effective date: 20170526

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20170626

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20171114

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20171116

R150 Certificate of patent or registration of utility model

Ref document number: 6247280

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

S111 Request for change of ownership or part of ownership

Free format text: JAPANESE INTERMEDIATE CODE: R313117

S533 Written request for registration of change of name

Free format text: JAPANESE INTERMEDIATE CODE: R313533

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250