JP6144348B2 - チップソケットプロトコル上のネットワーク - Google Patents

チップソケットプロトコル上のネットワーク Download PDF

Info

Publication number
JP6144348B2
JP6144348B2 JP2015533265A JP2015533265A JP6144348B2 JP 6144348 B2 JP6144348 B2 JP 6144348B2 JP 2015533265 A JP2015533265 A JP 2015533265A JP 2015533265 A JP2015533265 A JP 2015533265A JP 6144348 B2 JP6144348 B2 JP 6144348B2
Authority
JP
Japan
Prior art keywords
transaction
interface unit
network interface
initiator
chip
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2015533265A
Other languages
English (en)
Japanese (ja)
Other versions
JP2015535991A (ja
JP2015535991A5 (enExample
Inventor
ブーカル、フィリップ
ルクレー、ジャン−ジャック
ブーティリエ、ボリス
Original Assignee
クゥアルコム・テクノロジーズ・インコーポレイテッド
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US13/626,758 external-priority patent/US9471538B2/en
Priority claimed from US13/626,766 external-priority patent/US9225665B2/en
Application filed by クゥアルコム・テクノロジーズ・インコーポレイテッド filed Critical クゥアルコム・テクノロジーズ・インコーポレイテッド
Publication of JP2015535991A publication Critical patent/JP2015535991A/ja
Publication of JP2015535991A5 publication Critical patent/JP2015535991A5/ja
Application granted granted Critical
Publication of JP6144348B2 publication Critical patent/JP6144348B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/28—Data switching networks characterised by path configuration, e.g. LAN [Local Area Networks] or WAN [Wide Area Networks]
    • H04L12/40—Bus networks
    • H04L12/403—Bus networks with centralised control, e.g. polling
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G06F15/163—Interprocessor communication
    • G06F15/173—Interprocessor communication using an interconnection network, e.g. matrix, shuffle, pyramid, star, snowflake
    • G06F15/1735—Network adapters, e.g. SCI, Myrinet
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored program computers
    • G06F15/78—Architectures of general purpose stored program computers comprising a single central processing unit
    • G06F15/7807—System on chip, i.e. computer system on a single chip; System in package, i.e. computer system on one or more chips in a single package
    • G06F15/7825—Globally asynchronous, locally synchronous, e.g. network on chip

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • General Physics & Mathematics (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computing Systems (AREA)
  • Mathematical Physics (AREA)
  • Software Systems (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
  • Communication Control (AREA)
  • Computer And Data Communications (AREA)
  • Information Retrieval, Db Structures And Fs Structures Therefor (AREA)
JP2015533265A 2012-09-25 2013-09-24 チップソケットプロトコル上のネットワーク Active JP6144348B2 (ja)

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
US13/626,758 2012-09-25
US13/626,766 2012-09-25
US13/626,758 US9471538B2 (en) 2012-09-25 2012-09-25 Network on a chip socket protocol
US13/626,766 US9225665B2 (en) 2012-09-25 2012-09-25 Network on a chip socket protocol
PCT/US2013/061295 WO2014052261A1 (en) 2012-09-25 2013-09-24 Network on a chip socket protocol

Publications (3)

Publication Number Publication Date
JP2015535991A JP2015535991A (ja) 2015-12-17
JP2015535991A5 JP2015535991A5 (enExample) 2017-01-26
JP6144348B2 true JP6144348B2 (ja) 2017-06-07

Family

ID=50388890

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2015533265A Active JP6144348B2 (ja) 2012-09-25 2013-09-24 チップソケットプロトコル上のネットワーク

Country Status (6)

Country Link
EP (2) EP4123468A1 (enExample)
JP (1) JP6144348B2 (enExample)
KR (1) KR101690568B1 (enExample)
CN (1) CN104685480B (enExample)
IN (1) IN2015MN00441A (enExample)
WO (1) WO2014052261A1 (enExample)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2529217A (en) 2014-08-14 2016-02-17 Advanced Risc Mach Ltd Transmission control checking for interconnect circuitry
US11436185B2 (en) * 2019-11-15 2022-09-06 Arteris, Inc. System and method for transaction broadcast in a network on chip
CN116711281B (zh) * 2020-12-30 2025-08-15 华为技术有限公司 一种片上系统及相关方法
CN117389931B (zh) * 2023-12-12 2024-05-03 芯动微电子科技(武汉)有限公司 适用于总线访问gpu核内存储器的协议转换模块及方法

Family Cites Families (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6477646B1 (en) * 1999-07-08 2002-11-05 Broadcom Corporation Security chip architecture and implementations for cryptography acceleration
US6826191B1 (en) * 1999-10-01 2004-11-30 Stmicroelectronics Ltd. Packets containing transaction attributes
US8087064B1 (en) * 2000-08-31 2011-12-27 Verizon Communications Inc. Security extensions using at least a portion of layer 2 information or bits in the place of layer 2 information
WO2002069575A1 (en) * 2001-02-28 2002-09-06 Gotham Networks, Inc. Methods and apparatus for network routing device
US6996651B2 (en) * 2002-07-29 2006-02-07 Freescale Semiconductor, Inc. On chip network with memory device address decoding
US7277449B2 (en) * 2002-07-29 2007-10-02 Freescale Semiconductor, Inc. On chip network
US6671275B1 (en) 2002-08-02 2003-12-30 Foundry Networks, Inc. Cross-point switch with deadlock prevention
KR101016987B1 (ko) * 2002-10-08 2011-02-25 코닌클리즈케 필립스 일렉트로닉스 엔.브이. 집적 회로
US7181556B2 (en) * 2003-12-23 2007-02-20 Arm Limited Transaction request servicing mechanism
US7613849B2 (en) * 2004-03-26 2009-11-03 Koninklijke Philips Electronics N.V. Integrated circuit and method for transaction abortion
US7716409B2 (en) * 2004-04-27 2010-05-11 Intel Corporation Globally unique transaction identifiers
KR20080058382A (ko) * 2005-09-13 2008-06-25 아이에스티 인터내셔널 인코포레이티드 이기종 네트워크들 간의 패킷 연결을 제공하는 시스템 및방법, ｍｔｍ 헤더 및 ｉｐ 헤더를 포함하는 패킷 처리네트워크 노드, 패킷 기반 통신 방법, 이러한 방법을수행하는 컴퓨터-실행가능 명령어들을 저장하는컴퓨터-판독가능 매체, 프로토콜 계층 아키텍처, ｍｔｍ프로토콜 패킷, 및 ｍｔｍ 프로토콜 패킷을 표현하는컴퓨터 데이터 신호
CN101366245A (zh) * 2005-09-13 2009-02-11 Ist国际公司 为在ip通信和计算机网络支持灵活的覆盖物和流动性的系统和方法
US20070245033A1 (en) * 2006-04-14 2007-10-18 Microsoft Corporation Link layer discovery and diagnostics
CN101501651A (zh) * 2006-08-08 2009-08-05 皇家飞利浦电子股份有限公司 电子设备和控制通信的方法
GB2450148A (en) * 2007-06-14 2008-12-17 Advanced Risc Mach Ltd Controlling write transactions between initiators and recipients via interconnect logic
US8285912B2 (en) * 2009-08-07 2012-10-09 Arm Limited Communication infrastructure for a data processing apparatus and a method of operation of such a communication infrastructure
FR2951342B1 (fr) * 2009-10-13 2017-01-27 Arteris Inc Reseau sur puce a latence nulle
EP2333830B1 (en) * 2009-12-07 2014-09-03 STMicroelectronics (Research & Development) Limited a package comprising a first and a second die coupled by a multiplexed bus
EP2388707B1 (en) * 2010-05-20 2014-03-26 STMicroelectronics (Grenoble 2) SAS Interconnection method and device, for example for systems-on-chip
JPWO2011148925A1 (ja) * 2010-05-24 2013-07-25 日本電気株式会社 半導体装置とネットワークルーティング方法とシステム
FR2961048B1 (fr) 2010-06-03 2013-04-26 Arteris Inc Reseau sur puce avec caracteristiques de qualite-de-service
EP2444903A1 (en) * 2010-09-29 2012-04-25 STMicroelectronics (Grenoble 2) SAS A transaction reordering arrangement

Also Published As

Publication number Publication date
EP4123468A1 (en) 2023-01-25
CN104685480B (zh) 2017-07-14
CN104685480A (zh) 2015-06-03
KR101690568B1 (ko) 2016-12-28
EP2901294A4 (en) 2016-08-10
EP2901294A1 (en) 2015-08-05
JP2015535991A (ja) 2015-12-17
KR20150063433A (ko) 2015-06-09
IN2015MN00441A (enExample) 2015-09-11
WO2014052261A1 (en) 2014-04-03

Similar Documents

Publication Publication Date Title
JP6522663B2 (ja) ハイブリッドメモリキューブリンクを用いる相互接続システムおよび方法
US7996597B1 (en) Mapping address bits to improve spread of banks
JP6201065B2 (ja) 再構成可能なメモリシステムのための仮想化された物理アドレス
JP5819554B2 (ja) 十分に接続されたメッシュトポロジーのためのＰＣＩＥｘｐｒｅｓｓファブリックルーティング
CN110795376B (zh) 具有用于访问验证的基于查询的地址转换的系统架构
TWI772279B (zh) 用於具有可重配置多端口的快捷外設互聯標準儲存系統的服務品質感測輸入輸出管理的方法、系統及設備
US8918568B2 (en) PCI express SR-IOV/MR-IOV virtual function clusters
US7308523B1 (en) Flow-splitting and buffering PCI express switch to reduce head-of-line blocking
JP6144348B2 (ja) チップソケットプロトコル上のネットワーク
US9042391B2 (en) Information processing device
JP2025504807A (ja) ゾーン化アクセラレータ組み込み処理
CN104123234A (zh) 内存访问方法及内存系统
US9471538B2 (en) Network on a chip socket protocol
US9225665B2 (en) Network on a chip socket protocol
Saponara et al. Configurable network-on-chip router macrocells
CN116932451A (zh) 一种数据处理方法、主机及相关设备
CN117280331A (zh) 用于处理来自通信网络中的外围设备的请求传输的技术

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20150526

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20160825

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20160825

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20161208

A871 Explanation of circumstances concerning accelerated examination

Free format text: JAPANESE INTERMEDIATE CODE: A871

Effective date: 20161208

A975 Report on accelerated examination

Free format text: JAPANESE INTERMEDIATE CODE: A971005

Effective date: 20161227

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20170110

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20170217

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20170411

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20170510

R150 Certificate of patent or registration of utility model

Ref document number: 6144348

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250