FR2951342B1 - Reseau sur puce a latence nulle - Google Patents

Reseau sur puce a latence nulle

Info

Publication number
FR2951342B1
FR2951342B1 FR0957137A FR0957137A FR2951342B1 FR 2951342 B1 FR2951342 B1 FR 2951342B1 FR 0957137 A FR0957137 A FR 0957137A FR 0957137 A FR0957137 A FR 0957137A FR 2951342 B1 FR2951342 B1 FR 2951342B1
Authority
FR
France
Prior art keywords
null
latency
chip
network
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
FR0957137A
Other languages
English (en)
Other versions
FR2951342A1 (fr
Inventor
Jean-Jacques Lecler
Philippe Boucard
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Arteris Inc
Original Assignee
Arteris Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Arteris Inc filed Critical Arteris Inc
Priority to FR0957137A priority Critical patent/FR2951342B1/fr
Publication of FR2951342A1 publication Critical patent/FR2951342A1/fr
Application granted granted Critical
Publication of FR2951342B1 publication Critical patent/FR2951342B1/fr
Application status is Active legal-status Critical
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00Packet switching elements
    • H04L49/30Peripheral units, e.g. input or output ports
    • H04L49/3072Packet splitting
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38Information transfer, e.g. on bus
    • G06F13/40Bus structure
    • G06F13/4004Coupling between buses
    • G06F13/4009Coupling between buses with data restructuring
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L45/00Routing or path finding of packets in data switching networks
    • H04L45/24Multipath
    • H04L45/245Link aggregation, e.g. trunking
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L47/00Traffic regulation in packet switching networks
    • H04L47/10Flow control or congestion control
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00Packet switching elements
    • H04L49/10Switching fabric construction
    • H04L49/109Switching fabric construction integrated on microchip, e.g. switch-on-chip
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L69/00Application independent communication protocol aspects or techniques in packet data networks
    • H04L69/22Header parsing or analysis
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F2213/00Indexing scheme relating to interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F2213/0038System on Chip
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02BCLIMATE CHANGE MITIGATION TECHNOLOGIES RELATED TO BUILDINGS, e.g. HOUSING, HOUSE APPLIANCES OR RELATED END-USER APPLICATIONS
    • Y02B70/00Technologies for an efficient end-user side electric power management and consumption
    • Y02B70/30Systems integrating technologies related to power network operation and communication or information technologies for improving the carbon footprint of the management of residential or tertiary loads, i.e. smart grids as climate change mitigation technology in the buildings sector, including also the last stages of power distribution and the control, monitoring or operating management systems at local level
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02DCLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THIR OWN ENERGY USE
    • Y02D50/00Techniques for reducing energy consumption in wire-line communication networks
    • Y02D50/30Techniques for reducing energy consumption in wire-line communication networks by selective link activation in bundled links
FR0957137A 2009-10-13 2009-10-13 Reseau sur puce a latence nulle Active FR2951342B1 (fr)

Priority Applications (1)

Application Number Priority Date Filing Date Title
FR0957137A FR2951342B1 (fr) 2009-10-13 2009-10-13 Reseau sur puce a latence nulle

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
FR0957137A FR2951342B1 (fr) 2009-10-13 2009-10-13 Reseau sur puce a latence nulle
US12/579,346 US9049124B2 (en) 2009-10-13 2009-10-14 Zero-latency network on chip (NoC)
US14/720,947 US9882839B2 (en) 2009-10-13 2015-05-25 Zero-latency network on chip (NoC)

Publications (2)

Publication Number Publication Date
FR2951342A1 FR2951342A1 (fr) 2011-04-15
FR2951342B1 true FR2951342B1 (fr) 2017-01-27

Family

ID=42269385

Family Applications (1)

Application Number Title Priority Date Filing Date
FR0957137A Active FR2951342B1 (fr) 2009-10-13 2009-10-13 Reseau sur puce a latence nulle

Country Status (2)

Country Link
US (2) US9049124B2 (fr)
FR (1) FR2951342B1 (fr)

Families Citing this family (29)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2951342B1 (fr) 2009-10-13 2017-01-27 Arteris Inc Reseau sur puce a latence nulle
US9069912B2 (en) * 2012-03-31 2015-06-30 Qualcomm Technologies, Inc. System and method of distributed initiator-local reorder buffers
EP2901294A4 (fr) * 2012-09-25 2016-08-10 Qualcomm Technologies Inc Protocole de socket de réseau sur puce
US8885510B2 (en) 2012-10-09 2014-11-11 Netspeed Systems Heterogeneous channel capacities in an interconnect
KR102014118B1 (ko) * 2012-10-19 2019-08-26 삼성전자주식회사 Axi 기반 네트워크 백본 시스템의 서브채널방식의 채널 관리 방법 및 장치
US9571402B2 (en) * 2013-05-03 2017-02-14 Netspeed Systems Congestion control and QoS in NoC by regulating the injection traffic
US9473388B2 (en) 2013-08-07 2016-10-18 Netspeed Systems Supporting multicast in NOC interconnect
US9699079B2 (en) 2013-12-30 2017-07-04 Netspeed Systems Streaming bridge design with host interfaces and network on chip (NoC) layers
US9473415B2 (en) 2014-02-20 2016-10-18 Netspeed Systems QoS in a system with end-to-end flow control and QoS aware buffer allocation
US9473359B2 (en) * 2014-06-06 2016-10-18 Netspeed Systems Transactional traffic specification for network-on-chip design
US9742630B2 (en) 2014-09-22 2017-08-22 Netspeed Systems Configurable router for a network on chip (NoC)
US9571341B1 (en) 2014-10-01 2017-02-14 Netspeed Systems Clock gating for system-on-chip elements
US20160173398A1 (en) * 2014-12-12 2016-06-16 Intel Corporation Method, Apparatus And System For Encoding Command Information In a Packet-Based Network
US9660942B2 (en) * 2015-02-03 2017-05-23 Netspeed Systems Automatic buffer sizing for optimal network-on-chip design
US9444702B1 (en) 2015-02-06 2016-09-13 Netspeed Systems System and method for visualization of NoC performance based on simulation output
US9928204B2 (en) 2015-02-12 2018-03-27 Netspeed Systems, Inc. Transaction expansion for NoC simulation and NoC design
US9568970B1 (en) 2015-02-12 2017-02-14 Netspeed Systems, Inc. Hardware and software enabled implementation of power profile management instructions in system on chip
US10050843B2 (en) 2015-02-18 2018-08-14 Netspeed Systems Generation of network-on-chip layout based on user specified topological constraints
US10348563B2 (en) 2015-02-18 2019-07-09 Netspeed Systems, Inc. System-on-chip (SoC) optimization through transformation and generation of a network-on-chip (NoC) topology
US9825809B2 (en) 2015-05-29 2017-11-21 Netspeed Systems Dynamically configuring store-and-forward channels and cut-through channels in a network-on-chip
US9864728B2 (en) 2015-05-29 2018-01-09 Netspeed Systems, Inc. Automatic generation of physically aware aggregation/distribution networks
US10218580B2 (en) 2015-06-18 2019-02-26 Netspeed Systems Generating physically aware network-on-chip design from a physical system-on-chip specification
KR20170112775A (ko) 2016-04-01 2017-10-12 한국전자통신연구원 듀얼 스위칭 네트워크 모드들에서 네트워킹 가능한 온칩 네트워크 장치 및 그것의 동작 방법
US20180070341A1 (en) * 2016-09-02 2018-03-08 Huawei Technologies Co., Ltd. Co-existence of latency tolerant and low latency communications
US10313269B2 (en) 2016-12-26 2019-06-04 Netspeed Systems, Inc. System and method for network on chip construction through machine learning
US10063496B2 (en) 2017-01-10 2018-08-28 Netspeed Systems Inc. Buffer sizing of a NoC through machine learning
US10084725B2 (en) 2017-01-11 2018-09-25 Netspeed Systems, Inc. Extracting features from a NoC for machine learning construction
US20180219738A1 (en) 2017-02-01 2018-08-02 Netspeed Systems, Inc. Cost Management Against Requirements for the Generation of a NoC
US10298485B2 (en) 2017-02-06 2019-05-21 Netspeed Systems, Inc. Systems and methods for NoC construction

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070299993A1 (en) * 2001-03-05 2007-12-27 Pact Xpp Technologies Ag Method and Device for Treating and Processing Data
US7177978B2 (en) * 2002-08-10 2007-02-13 Cisco Technology, Inc. Generating and merging lookup results to apply multiple features
CN101002443A (zh) * 2004-08-12 2007-07-18 皇家飞利浦电子股份有限公司 用于在集成电路中将数据分配给至少一个分组的方法
US7551623B1 (en) * 2005-01-31 2009-06-23 Packeteer, Inc. Modulation of partition parameters achieving delay-based QoS mechanism
EP1688847B1 (fr) * 2005-02-03 2011-05-04 Texas Instruments Incorporated Interface d'interconnexion de microplaquettes et protocole pour des microplaquettes empilées
US7551565B2 (en) * 2005-03-03 2009-06-23 Cisco Technology, Inc. User semantic overlay for troubleshooting convergent network problems
EP1869845A1 (fr) * 2005-04-07 2007-12-26 Philips Electronics N.V. Environnement de reseau sur puce et procede de reduction du temps de latence
US8804765B2 (en) * 2005-06-21 2014-08-12 Optis Wireless Technology, Llc Dynamic robust header compression
US7945764B2 (en) * 2008-01-11 2011-05-17 International Business Machines Corporation Processing unit incorporating multirate execution unit
FR2951342B1 (fr) 2009-10-13 2017-01-27 Arteris Inc Reseau sur puce a latence nulle

Also Published As

Publication number Publication date
US20150256486A1 (en) 2015-09-10
US20110085550A1 (en) 2011-04-14
US9049124B2 (en) 2015-06-02
US9882839B2 (en) 2018-01-30
FR2951342A1 (fr) 2011-04-15

Similar Documents

Publication Publication Date Title
DK2200120T3 (da) Parallele antenner til hørehjælpsanordninger med standardfastsættelse
DK2370462T3 (da) Glucagon-analoger
DK2250172T3 (da) Pyrrolopyrazinkinaseinhibitorer
DK2258026T3 (da) Rf-terminator
DK3178818T3 (da) Pyrazolylquinoxalinkinasehæmmere
FR2961048B1 (fr) Reseau sur puce avec caracteristiques de qualite-de-service
DK2208470T3 (da) Patellaresektionsføring
DK2398483T3 (da) Oxyntomodulinanaloge
DK2510187T3 (da) Fluidstrømningsstyreindretning
DK2140835T3 (da) Acetabulumprotesesystem
DE112010003410T8 (de) Vorkammerzündkerze
DK2632493T3 (da) Lægemiddelindgivelsessammensætninger
FR2963152B1 (fr) Element de memoire magnetique
JP2009106306A5 (ja) 抗PDGFRα抗体
NL300914I2 (nl) Atezolizumab
NL300879I2 (nl) Alirocumab
AT532468T (de) Ligaturklammermagazin
BRPI0907722A2 (pt) Elemento de torre
AT517107T (de) Pyrrolopyrazinkinaseinhibitoren
BRPI1014643A2 (pt) sistema de antenas distribuídas
DK2305045T3 (da) Kråsebehandlingsanordning
DK2163617T3 (da) Ensympræparater
BR112012000937A2 (pt) dispositivo de conexão
AT526046T (de) Niederviskos-flüssigpolymer-zuführungssystem
AT534336T (de) Embolektomievorrichtung

Legal Events

Date Code Title Description
TP Transmission of property

Owner name: ARTERIS S.A.S, FR

Effective date: 20130108

CA Change of address

Effective date: 20140422

CJ Change in legal form

Effective date: 20140422

TP Transmission of property

Owner name: QUALCOMM INCORPORATED, US

Effective date: 20140718

PLFP Fee payment

Year of fee payment: 8

PLFP Fee payment

Year of fee payment: 9