CN104685480B - 关于芯片套接字协议的网络 - Google Patents

关于芯片套接字协议的网络 Download PDF

Info

Publication number
CN104685480B
CN104685480B CN201380049320.XA CN201380049320A CN104685480B CN 104685480 B CN104685480 B CN 104685480B CN 201380049320 A CN201380049320 A CN 201380049320A CN 104685480 B CN104685480 B CN 104685480B
Authority
CN
China
Prior art keywords
transaction
interface unit
network interface
initiator
chip
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201380049320.XA
Other languages
English (en)
Chinese (zh)
Other versions
CN104685480A (zh
Inventor
菲利普·博卡德
让-雅克斯·勒克莱
博里什·布蒂利耶
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Qualcomm Technologies Inc
Original Assignee
Qualcomm Technologies Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US13/626,758 external-priority patent/US9471538B2/en
Priority claimed from US13/626,766 external-priority patent/US9225665B2/en
Application filed by Qualcomm Technologies Inc filed Critical Qualcomm Technologies Inc
Publication of CN104685480A publication Critical patent/CN104685480A/zh
Application granted granted Critical
Publication of CN104685480B publication Critical patent/CN104685480B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/28—Data switching networks characterised by path configuration, e.g. LAN [Local Area Networks] or WAN [Wide Area Networks]
    • H04L12/40—Bus networks
    • H04L12/403—Bus networks with centralised control, e.g. polling
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G06F15/163—Interprocessor communication
    • G06F15/173—Interprocessor communication using an interconnection network, e.g. matrix, shuffle, pyramid, star, snowflake
    • G06F15/1735—Network adapters, e.g. SCI, Myrinet
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored program computers
    • G06F15/78—Architectures of general purpose stored program computers comprising a single central processing unit
    • G06F15/7807—System on chip, i.e. computer system on a single chip; System in package, i.e. computer system on one or more chips in a single package
    • G06F15/7825—Globally asynchronous, locally synchronous, e.g. network on chip

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • General Physics & Mathematics (AREA)
  • Software Systems (AREA)
  • Mathematical Physics (AREA)
  • Computing Systems (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
  • Communication Control (AREA)
  • Computer And Data Communications (AREA)
  • Information Retrieval, Db Structures And Fs Structures Therefor (AREA)
CN201380049320.XA 2012-09-25 2013-09-24 关于芯片套接字协议的网络 Active CN104685480B (zh)

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
US13/626,758 US9471538B2 (en) 2012-09-25 2012-09-25 Network on a chip socket protocol
US13/626,766 US9225665B2 (en) 2012-09-25 2012-09-25 Network on a chip socket protocol
US13/626,758 2012-09-25
US13/626,766 2012-09-25
PCT/US2013/061295 WO2014052261A1 (en) 2012-09-25 2013-09-24 Network on a chip socket protocol

Publications (2)

Publication Number Publication Date
CN104685480A CN104685480A (zh) 2015-06-03
CN104685480B true CN104685480B (zh) 2017-07-14

Family

ID=50388890

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201380049320.XA Active CN104685480B (zh) 2012-09-25 2013-09-24 关于芯片套接字协议的网络

Country Status (6)

Country Link
EP (2) EP2901294A4 (enExample)
JP (1) JP6144348B2 (enExample)
KR (1) KR101690568B1 (enExample)
CN (1) CN104685480B (enExample)
IN (1) IN2015MN00441A (enExample)
WO (1) WO2014052261A1 (enExample)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2529217A (en) * 2014-08-14 2016-02-17 Advanced Risc Mach Ltd Transmission control checking for interconnect circuitry
US11436185B2 (en) * 2019-11-15 2022-09-06 Arteris, Inc. System and method for transaction broadcast in a network on chip
WO2022141322A1 (zh) * 2020-12-30 2022-07-07 华为技术有限公司 一种片上系统及相关方法
CN117389931B (zh) * 2023-12-12 2024-05-03 芯动微电子科技(武汉)有限公司 适用于总线访问gpu核内存储器的协议转换模块及方法

Citations (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20030081624A1 (en) * 2001-02-28 2003-05-01 Vijay Aggarwal Methods and apparatus for packet routing with improved traffic management and scheduling
US20040017820A1 (en) * 2002-07-29 2004-01-29 Garinger Ned D. On chip network
US20040019733A1 (en) * 2002-07-29 2004-01-29 Garinger Ned D. On chip network with memory device address decoding
US6826191B1 (en) * 1999-10-01 2004-11-30 Stmicroelectronics Ltd. Packets containing transaction attributes
US20050138252A1 (en) * 2003-12-23 2005-06-23 Arm Limited Transaction request servicing mechanism
US20060021022A1 (en) * 1999-07-08 2006-01-26 Broadcom Corporation Security chip architecture and implementations for cryptography acceleration
US20070245033A1 (en) * 2006-04-14 2007-10-18 Microsoft Corporation Link layer discovery and diagnostics
CN101379841A (zh) * 2005-09-13 2009-03-04 Ist国际公司 为提供异种网络之间的小包连通性和组分和小包之系统和方法
CN101501651A (zh) * 2006-08-08 2009-08-05 皇家飞利浦电子股份有限公司 电子设备和控制通信的方法
US20100191890A1 (en) * 2004-04-27 2010-07-29 Hum Herbert H J Globally Unique Transaction Identifiers
US20110035523A1 (en) * 2009-08-07 2011-02-10 Brett Stanley Feero Communication infrastructure for a data processing apparatus and a method of operation of such a communication infrastructure
CN102185750A (zh) * 2009-12-07 2011-09-14 意法半导体(研发)有限公司 封装体
US20110289253A1 (en) * 2010-05-20 2011-11-24 Stmicroelectronics S.R.L. Interconnection method and device, for example for systems-on-chip
US8087064B1 (en) * 2000-08-31 2011-12-27 Verizon Communications Inc. Security extensions using at least a portion of layer 2 information or bits in the place of layer 2 information
US20120079154A1 (en) * 2010-09-29 2012-03-29 Stmicroelectronics S.R.L. Transaction reordering arrangement

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6671275B1 (en) * 2002-08-02 2003-12-30 Foundry Networks, Inc. Cross-point switch with deadlock prevention
US7769893B2 (en) * 2002-10-08 2010-08-03 Koninklijke Philips Electronics N.V. Integrated circuit and method for establishing transactions
EP1735712A1 (en) * 2004-03-26 2006-12-27 Koninklijke Philips Electronics N.V. Integrated circuit and method for transaction abortion
KR20080058382A (ko) * 2005-09-13 2008-06-25 아이에스티 인터내셔널 인코포레이티드 이기종 네트워크들 간의 패킷 연결을 제공하는 시스템 및방법, ｍｔｍ 헤더 및 ｉｐ 헤더를 포함하는 패킷 처리네트워크 노드, 패킷 기반 통신 방법, 이러한 방법을수행하는 컴퓨터-실행가능 명령어들을 저장하는컴퓨터-판독가능 매체, 프로토콜 계층 아키텍처, ｍｔｍ프로토콜 패킷, 및 ｍｔｍ 프로토콜 패킷을 표현하는컴퓨터 데이터 신호
GB2450148A (en) * 2007-06-14 2008-12-17 Advanced Risc Mach Ltd Controlling write transactions between initiators and recipients via interconnect logic
FR2951342B1 (fr) * 2009-10-13 2017-01-27 Arteris Inc Reseau sur puce a latence nulle
WO2011148925A1 (ja) * 2010-05-24 2011-12-01 日本電気株式会社 半導体装置とネットワークルーティング方法とシステム
FR2961048B1 (fr) * 2010-06-03 2013-04-26 Arteris Inc Reseau sur puce avec caracteristiques de qualite-de-service

Patent Citations (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060021022A1 (en) * 1999-07-08 2006-01-26 Broadcom Corporation Security chip architecture and implementations for cryptography acceleration
US6826191B1 (en) * 1999-10-01 2004-11-30 Stmicroelectronics Ltd. Packets containing transaction attributes
US8087064B1 (en) * 2000-08-31 2011-12-27 Verizon Communications Inc. Security extensions using at least a portion of layer 2 information or bits in the place of layer 2 information
US20030081624A1 (en) * 2001-02-28 2003-05-01 Vijay Aggarwal Methods and apparatus for packet routing with improved traffic management and scheduling
US20040017820A1 (en) * 2002-07-29 2004-01-29 Garinger Ned D. On chip network
US20040019733A1 (en) * 2002-07-29 2004-01-29 Garinger Ned D. On chip network with memory device address decoding
US20050138252A1 (en) * 2003-12-23 2005-06-23 Arm Limited Transaction request servicing mechanism
US20100191890A1 (en) * 2004-04-27 2010-07-29 Hum Herbert H J Globally Unique Transaction Identifiers
CN101379841A (zh) * 2005-09-13 2009-03-04 Ist国际公司 为提供异种网络之间的小包连通性和组分和小包之系统和方法
US20070245033A1 (en) * 2006-04-14 2007-10-18 Microsoft Corporation Link layer discovery and diagnostics
CN101501651A (zh) * 2006-08-08 2009-08-05 皇家飞利浦电子股份有限公司 电子设备和控制通信的方法
US20110035523A1 (en) * 2009-08-07 2011-02-10 Brett Stanley Feero Communication infrastructure for a data processing apparatus and a method of operation of such a communication infrastructure
CN102185750A (zh) * 2009-12-07 2011-09-14 意法半导体(研发)有限公司 封装体
US20110289253A1 (en) * 2010-05-20 2011-11-24 Stmicroelectronics S.R.L. Interconnection method and device, for example for systems-on-chip
US20120079154A1 (en) * 2010-09-29 2012-03-29 Stmicroelectronics S.R.L. Transaction reordering arrangement

Non-Patent Citations (6)

* Cited by examiner, † Cited by third party
Title
A CLUSTERED NOC IN GROUP COMMUNICATION;Mohammad Reza Seifi等;《TENCON 2008-2008 IEEE Region 10 Conference》;20090127;全文 *
A Low-Latency and Memory-Efficient On-chip Network;Masoud Daneshtalab;《2010 Fourth ACM/IEEE International Symposium on Networks-on-Chip》;20100712;全文 *
An Efficient On-Chip NI Offering Guaranteed;A.Radulescu等;《IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS,》;20041227;第24卷(第1期);全文 *
In-Network Reorder Buffer To Improve Overall NoC Performance;Woo-Cheol Kwon;《Design,Automation&Test in europe conference&exhibition，2009.DATE’09》;20090623;全文 *
NISAR: An AXI Compliant On-chip NI Architecture Offering;XU Yang等;《ASIC，2007.ASICON"07.7th International Conference on》;20080104;全文 *
NoC Topologies Exploration based on Mapping and Simulation Models;Luciano Bononi等;《10th Euromicro Conference on Digital System Design Architectures, Methods and Tools (DSD 2007)》;20071008;全文 *

Also Published As

Publication number Publication date
EP2901294A4 (en) 2016-08-10
WO2014052261A1 (en) 2014-04-03
JP6144348B2 (ja) 2017-06-07
IN2015MN00441A (enExample) 2015-09-11
KR101690568B1 (ko) 2016-12-28
EP4123468A1 (en) 2023-01-25
EP2901294A1 (en) 2015-08-05
JP2015535991A (ja) 2015-12-17
KR20150063433A (ko) 2015-06-09
CN104685480A (zh) 2015-06-03

Similar Documents

Publication Publication Date Title
US9501222B2 (en) Protection zones in virtualized physical addresses for reconfigurable memory systems using a memory abstraction
TWI584116B (zh) 使用混合記憶體立方體連結之互連系統及方法
US20250156098A1 (en) Method of organizing a programmable atomic unit instruction memory
US7996597B1 (en) Mapping address bits to improve spread of banks
US7308523B1 (en) Flow-splitting and buffering PCI express switch to reduce head-of-line blocking
US20230342307A1 (en) Transmission of address translation type packets
CN104685480B (zh) 关于芯片套接字协议的网络
US9471538B2 (en) Network on a chip socket protocol
US9225665B2 (en) Network on a chip socket protocol
CN105630727B (zh) 多SoC节点之间的访问方法、装置和系统
US8533377B2 (en) System and method for allocating transaction ID in a system with a plurality of processing modules
TWI760715B (zh) 藉助於交易辨識碼之屬性來控制資料回應的方法以及系統
US20200059437A1 (en) Link layer data packing and packet flow control scheme

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant