JP6103825B2 - 半導体集積回路、情報処理装置 - Google Patents

半導体集積回路、情報処理装置 Download PDF

Info

Publication number
JP6103825B2
JP6103825B2 JP2012129885A JP2012129885A JP6103825B2 JP 6103825 B2 JP6103825 B2 JP 6103825B2 JP 2012129885 A JP2012129885 A JP 2012129885A JP 2012129885 A JP2012129885 A JP 2012129885A JP 6103825 B2 JP6103825 B2 JP 6103825B2
Authority
JP
Japan
Prior art keywords
power control
power
control target
target unit
clock
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2012129885A
Other languages
English (en)
Japanese (ja)
Other versions
JP2013254376A5 (enExample
JP2013254376A (ja
Inventor
充 佐々木
充 佐々木
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Canon Inc
Original Assignee
Canon Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Canon Inc filed Critical Canon Inc
Priority to JP2012129885A priority Critical patent/JP6103825B2/ja
Priority to US13/909,995 priority patent/US9235255B2/en
Publication of JP2013254376A publication Critical patent/JP2013254376A/ja
Publication of JP2013254376A5 publication Critical patent/JP2013254376A5/ja
Application granted granted Critical
Publication of JP6103825B2 publication Critical patent/JP6103825B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
    • G06F1/3234—Power saving characterised by the action undertaken
    • G06F1/324—Power saving characterised by the action undertaken by lowering clock frequency
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/24—Resetting means
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
    • G06F1/3234—Power saving characterised by the action undertaken
    • G06F1/3237—Power saving characterised by the action undertaken by disabling clock generation or distribution
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
    • G06F1/3234—Power saving characterised by the action undertaken
    • G06F1/3287—Power saving characterised by the action undertaken by switching off individual functional units in the computer system
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • Power Sources (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Electronic Switches (AREA)
JP2012129885A 2012-06-07 2012-06-07 半導体集積回路、情報処理装置 Active JP6103825B2 (ja)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP2012129885A JP6103825B2 (ja) 2012-06-07 2012-06-07 半導体集積回路、情報処理装置
US13/909,995 US9235255B2 (en) 2012-06-07 2013-06-04 Semiconductor integrated circuit and information processing apparatus

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2012129885A JP6103825B2 (ja) 2012-06-07 2012-06-07 半導体集積回路、情報処理装置

Publications (3)

Publication Number Publication Date
JP2013254376A JP2013254376A (ja) 2013-12-19
JP2013254376A5 JP2013254376A5 (enExample) 2015-07-09
JP6103825B2 true JP6103825B2 (ja) 2017-03-29

Family

ID=49716267

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2012129885A Active JP6103825B2 (ja) 2012-06-07 2012-06-07 半導体集積回路、情報処理装置

Country Status (2)

Country Link
US (1) US9235255B2 (enExample)
JP (1) JP6103825B2 (enExample)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8786332B1 (en) * 2013-01-17 2014-07-22 Apple Inc. Reset extender for divided clock domains
CN104679439B (zh) * 2013-11-29 2018-06-26 英业达科技有限公司 数据存取管理装置及方法
JP6582435B2 (ja) * 2015-02-24 2019-10-02 セイコーエプソン株式会社 集積回路装置及び電子機器
JP6562745B2 (ja) * 2015-07-16 2019-08-21 キヤノン株式会社 光電変換装置、画像読取装置、画像形成装置
US10545556B2 (en) * 2017-05-10 2020-01-28 Texas Instruments Incorporated Fine-grained dynamic power and clock-gating control
JP7087509B2 (ja) * 2018-03-19 2022-06-21 富士フイルムビジネスイノベーション株式会社 情報処理装置及び回路装置
JP7731127B2 (ja) * 2021-09-10 2025-08-29 国立大学法人東北大学 半導体回路装置及び論理回路設計支援装置
US20240353479A1 (en) * 2023-04-19 2024-10-24 Nxp Usa, Inc. On-chip fault detection due to malfunctions on chip pins

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5801561A (en) * 1995-05-01 1998-09-01 Intel Corporation Power-on initializing circuit
JP3201365B2 (ja) * 1998-11-30 2001-08-20 日本電気株式会社 Ｉｃ内蔵用パワーオン回路
JP3437174B2 (ja) * 2001-04-12 2003-08-18 沖電気工業株式会社 省電力化集積回路および省電力化集積回路の制御方法
JP4338514B2 (ja) * 2001-08-29 2009-10-07 メディアテック インコーポレーテッド プロセッサ性能を改善するためのフラッシュバーストモードを利用する方法および装置
KR20050085962A (ko) * 2003-01-13 2005-08-29 에이알엠 리미티드 데이터 처리성능 제어
KR101136036B1 (ko) * 2003-12-24 2012-04-18 삼성전자주식회사 유휴 모드에서의 전력 소모가 감소된 프로세서 시스템 및그 방법
KR100571651B1 (ko) * 2003-12-29 2006-04-17 주식회사 하이닉스반도체 파워다운 모드의 안정적인 탈출을 위한 제어회로
JP4341500B2 (ja) * 2004-08-09 2009-10-07 セイコーエプソン株式会社 情報処理装置および電源投入方法
JP2007233718A (ja) * 2006-03-01 2007-09-13 Canon Inc 制御装置及び半導体集積回路
JP4908983B2 (ja) * 2006-09-12 2012-04-04 パナソニック株式会社 マイクロコントローラおよびその関連技術
US8347132B2 (en) * 2009-01-07 2013-01-01 Taiwan Semiconductor Manufacturing Company, Ltd. System and method for reducing processor power consumption
CN101944527B (zh) * 2009-07-08 2012-11-21 炬才微电子（深圳）有限公司 一种集成电路及其待机控制方法

Also Published As

Publication number Publication date
JP2013254376A (ja) 2013-12-19
US20130332758A1 (en) 2013-12-12
US9235255B2 (en) 2016-01-12

Similar Documents

Publication Publication Date Title
JP6103825B2 (ja) 半導体集積回路、情報処理装置
CN104699640B (zh) 半导体存储器件
JP2009147221A (ja) 半導体装置
JP2010108217A (ja) メモリインターフェース及びメモリインターフェースの動作方法
JP2014525182A (ja) マルチクロックリアルタイムカウンタ
US9367286B2 (en) Crossing pipelined data between circuitry in different clock domains
EP2707955B1 (en) Synchronized output of multiple ring oscillators
US6078202A (en) Semiconductor device having portions that operate at different frequencies, and method of designing the device
KR20200038555A (ko) 지연-고정 루프에서 루프 카운트를 검출하기 위한 장치들 및 방법들
WO2017197946A1 (zh) 一种基于pvtm的宽电压时钟拉伸电路
US8493108B2 (en) Synchronizer with high reliability
US9367081B2 (en) Method for synchronizing independent clock signals
KR100986534B1 (ko) 멀티모드，일정―대기시간 클록 생성 회로
US8395946B2 (en) Data access apparatus and associated method for accessing data using internally generated clocks
CN108874710A (zh) 包括时钟发生电路的半导体器件及使用其的半导体系统
US9354658B2 (en) Method for asynchronous gating of signals between clock domains
US9304531B2 (en) Dynamically scaling voltage/frequency
JP2005518685A (ja) クロック回路のための方法及び装置
US12461166B2 (en) On-die power supply monitor design
JP2009009544A (ja) クロック供給回路及びクロック供給方法
CN101213751A (zh) 带有现场量度的测度初始化的延迟锁定回路
KR20150067539A (ko) 반도체 장치의 동작 모드 설정 회로 및 이를 이용한 데이터 처리 시스템
US8499188B2 (en) Processing device for determining whether to output a first data using a first clock signal or a second data using delay from the first clock signal according to a control signal
KR102032330B1 (ko) 반도체 장치 및 그의 글로벌 동기형 동적 전압 주파수 스케일링 방법
JP5477013B2 (ja) 集積回路

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20150525

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20150525

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20160502

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20160517

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20160701

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20161122

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20170119

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20170131

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20170228

R151 Written notification of patent or utility model registration

Ref document number: 6103825

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R151