JP5908587B2 - フィードバックループにおける位相補正を備えた位相ロックドループ - Google Patents

フィードバックループにおける位相補正を備えた位相ロックドループ Download PDF

Info

Publication number
JP5908587B2
JP5908587B2 JP2014525058A JP2014525058A JP5908587B2 JP 5908587 B2 JP5908587 B2 JP 5908587B2 JP 2014525058 A JP2014525058 A JP 2014525058A JP 2014525058 A JP2014525058 A JP 2014525058A JP 5908587 B2 JP5908587 B2 JP 5908587B2
Authority
JP
Japan
Prior art keywords
phase
error
ratio
division ratio
signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2014525058A
Other languages
English (en)
Japanese (ja)
Other versions
JP2014527755A (ja
Inventor
ジャン、ガン
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Qualcomm Inc
Original Assignee
Qualcomm Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Qualcomm Inc filed Critical Qualcomm Inc
Publication of JP2014527755A publication Critical patent/JP2014527755A/ja
Application granted granted Critical
Publication of JP5908587B2 publication Critical patent/JP5908587B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
    • H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
    • H03L7/197—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between numbers which are variable in time or the frequency divider dividing by a factor variable in time, e.g. for obtaining fractional frequency division
    • H03L7/1974—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between numbers which are variable in time or the frequency divider dividing by a factor variable in time, e.g. for obtaining fractional frequency division for fractional frequency division
    • H03L7/1976—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between numbers which are variable in time or the frequency divider dividing by a factor variable in time, e.g. for obtaining fractional frequency division for fractional frequency division using a phase accumulator for controlling the counter or frequency divider

Landscapes

  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Pulse Circuits (AREA)
JP2014525058A 2011-08-05 2012-08-01 フィードバックループにおける位相補正を備えた位相ロックドループ Active JP5908587B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US13/204,448 2011-08-05
US13/204,448 US8497716B2 (en) 2011-08-05 2011-08-05 Phase locked loop with phase correction in the feedback loop
PCT/US2012/049226 WO2013022679A1 (en) 2011-08-05 2012-08-01 Phase locked loop with phase correction in the feedback loop

Publications (2)

Publication Number Publication Date
JP2014527755A JP2014527755A (ja) 2014-10-16
JP5908587B2 true JP5908587B2 (ja) 2016-04-26

Family

ID=46750446

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2014525058A Active JP5908587B2 (ja) 2011-08-05 2012-08-01 フィードバックループにおける位相補正を備えた位相ロックドループ

Country Status (7)

Country Link
US (1) US8497716B2 (enExample)
EP (1) EP2740219B1 (enExample)
JP (1) JP5908587B2 (enExample)
KR (1) KR101633886B1 (enExample)
CN (1) CN103814524B (enExample)
IN (1) IN2014CN00291A (enExample)
WO (1) WO2013022679A1 (enExample)

Families Citing this family (69)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2012106464A1 (en) * 2011-02-04 2012-08-09 Marvell World Trade Ltd. REFERENCE CLOCK COMPENSATION FOR FRACTIONAL-N PHASE LOCK LOOPS (PLLs)
CN102959868B (zh) * 2011-05-18 2015-09-16 旭化成微电子株式会社 累加器型n分数锁相环频率合成器及其控制方法
US8497716B2 (en) * 2011-08-05 2013-07-30 Qualcomm Incorporated Phase locked loop with phase correction in the feedback loop
US8629700B2 (en) * 2012-01-19 2014-01-14 Qualcomm Incorporated Capacitive multiplication in a phase locked loop
US9207646B2 (en) * 2012-01-20 2015-12-08 Mediatek Inc. Method and apparatus of estimating/calibrating TDC gain
US8786337B2 (en) * 2012-05-14 2014-07-22 Ensphere Solutions, Inc. Low jitter clock generator for multiple lanes high speed data transmitter
US8674731B1 (en) * 2013-01-22 2014-03-18 Applied Micro Circuits Corporations Fractional phase-locked loop with dynamic divide ratio adjustment
US9020089B2 (en) * 2013-07-12 2015-04-28 Infineon Technologies Ag Phase-locked loop (PLL)-based frequency synthesizer
US9762250B2 (en) 2013-11-27 2017-09-12 Silicon Laboratories Inc. Cancellation of spurious tones within a phase-locked loop with a time-to-digital converter
DE102014104478B4 (de) * 2014-03-31 2022-05-12 Apple Inc. Eine Schaltung, eine integrierte Schaltung, ein Sender, ein Empfänger, ein Sende-Empfangs-Gerät, ein Verfahren zum Erhalten von Kalibrierungsdaten und ein Verfahren zum Erzeugen einesLokaloszillatorsignals
US9768809B2 (en) * 2014-06-30 2017-09-19 Intel IP Corporation Digital-to-time converter spur reduction
EP3119000B1 (en) * 2015-07-17 2018-03-28 Stichting IMEC Nederland All digital phase locked loop
US9379879B1 (en) * 2015-08-03 2016-06-28 Silicon Laboratories Inc. Noise-shaping time-to-digital converter
US9735952B2 (en) 2015-09-22 2017-08-15 Intel IP Corporation Calibration of dynamic error in high resolution digital-to-time converters
US10009167B2 (en) * 2015-11-11 2018-06-26 Taiwan Semiconductor Manufacturing Co., Ltd. Carrier synchronization device
FR3044188B1 (fr) * 2015-11-25 2017-12-22 Kalray Limiteur de debit de type "seau a jetons"
US9520890B1 (en) * 2015-12-23 2016-12-13 Intel IP Corporation Dual digital to time converter (DTC) based differential correlated double sampling DTC calibration
US9985639B2 (en) 2016-01-05 2018-05-29 Infineon Technologies Ag Detection and mitigation of non-linearity of phase interpolator
KR102442147B1 (ko) * 2016-02-05 2022-09-14 에스케이하이닉스 주식회사 위상 및 주파수 조정 회로
CN105959003B (zh) 2016-04-25 2019-02-26 华为技术有限公司 数字分频锁相环
EP3249817B1 (en) * 2016-05-25 2018-12-26 IMEC vzw Dtc-based pll and method for operating the dtc-based pll
CN107528588A (zh) * 2016-06-21 2017-12-29 马维尔国际贸易有限公司 模拟分数n锁相环
US9698807B1 (en) 2016-06-30 2017-07-04 Silicon Laboratories Inc. Time signal conversion using dual time-based digital-to-analog converters
US9853650B1 (en) * 2016-11-21 2017-12-26 Realtek Semiconductor Corp. Method and apparatus of frequency synthesis
US10050634B1 (en) * 2017-02-10 2018-08-14 Apple Inc. Quantization noise cancellation for fractional-N phased-locked loop
US10090845B1 (en) * 2017-03-28 2018-10-02 Stmicroelectronics International N.V. Fraction-N digital PLL capable of canceling quantization noise from sigma-delta modulator
US10439793B2 (en) * 2017-05-03 2019-10-08 Global Unichip Corporation Device and method for recovering clock and data
US10944409B2 (en) * 2017-07-24 2021-03-09 Intel Corporation Phase-locked loop and method for the same
US20190068002A1 (en) * 2017-08-29 2019-02-28 Apple Inc. Wireless Power System With Display Interference Mitigation
US10541721B2 (en) * 2017-09-26 2020-01-21 Analog Devices Global Unlimited Company Modulation index adjustment
US10320401B2 (en) * 2017-10-13 2019-06-11 Xilinx, Inc. Dual-path digital-to-time converter
US10680626B2 (en) * 2017-10-27 2020-06-09 Mediatek Inc. Method and associated signal system improving mitigation of injection-pulling effect
US10243671B1 (en) 2017-10-27 2019-03-26 Ciena Corporation Clock recovery circuits, systems and implementation for increased optical channel density
KR102527388B1 (ko) * 2018-04-06 2023-04-28 삼성전자주식회사 디지털-타임 컨버터 회로를 포함하는 위상 고정 루프 회로, 클럭 신호 생성기 및 이의 동작 방법
US10707879B2 (en) * 2018-04-13 2020-07-07 KaiKuTek Inc. Frequency-modulated continuous-wave radar system and frequency tracking method for calibrating frequency gains of a radio frequency signal to approach wideband flatness frequency responses
CN108809305B (zh) * 2018-05-02 2021-10-08 深圳市鼎阳科技股份有限公司 一种减小射频信号源杂散的方法和射频信号源
US11095295B2 (en) 2018-06-26 2021-08-17 Silicon Laboratories Inc. Spur cancellation for spur measurement
US10680622B2 (en) 2018-09-27 2020-06-09 Silicon Laboratories Inc. Spur canceller with multiplier-less correlator
US10659060B2 (en) 2018-09-27 2020-05-19 Silicon Laboratories Inc. Spur cancellation with adaptive frequency tracking
US10594329B1 (en) * 2018-12-07 2020-03-17 Si-Ware Systems S.A.E. Adaptive non-linearity identification and compensation using orthogonal functions in a mixed signal circuit
US10516403B1 (en) 2019-02-27 2019-12-24 Ciena Corporation High-order phase tracking loop with segmented proportional and integral controls
JP7407517B2 (ja) * 2019-03-29 2024-01-04 ローム株式会社 タイミング発生器および半導体集積回路
CN113508529B (zh) * 2019-03-30 2025-10-03 华为技术有限公司 多通道多载波收发机
US10784872B1 (en) * 2019-09-17 2020-09-22 Taiwan Semiconductor Manufacturing Company Limited Fractional realignment techniques for PLLs
US10819353B1 (en) 2019-10-04 2020-10-27 Silicon Laboratories Inc. Spur cancellation in a PLL system with an automatically updated target spur frequency
CN110719100B (zh) * 2019-11-19 2021-04-23 复旦大学 一种分数频全数字锁相环及其控制方法
US10998911B1 (en) 2019-12-30 2021-05-04 Nxp Usa, Inc. Fractional N PLL with sigma-delta noise cancellation
US11038521B1 (en) 2020-02-28 2021-06-15 Silicon Laboratories Inc. Spur and quantization noise cancellation for PLLS with non-linear phase detection
US10965297B1 (en) * 2020-03-03 2021-03-30 Samsung Electronics Co., Ltd Sigma-delta modulation quantization error reduction technique for fractional-N phase-locked loop (PLL)
CN113810046B (zh) * 2020-06-12 2025-05-16 武汉芯泰科技有限公司 一种快速自动频率校准装置及方法
US11316522B2 (en) 2020-06-15 2022-04-26 Silicon Laboratories Inc. Correction for period error in a reference clock signal
CN111900978B (zh) * 2020-08-07 2021-11-23 上海橙群微电子有限公司 锁相环电路、发射机和无线收发系统
CN114915302B (zh) * 2021-02-09 2024-02-09 瑞昱半导体股份有限公司 用于发射机的增益控制电路及相关方法
US12063049B2 (en) * 2021-03-02 2024-08-13 Anokiwave, Inc. Time-to-digital converter and calibration
US11632230B2 (en) * 2021-06-07 2023-04-18 Qualcomm Incorporated Low power digital-to-time converter (DTC) linearization
TWI774485B (zh) * 2021-07-26 2022-08-11 瑞昱半導體股份有限公司 全數位鎖相迴路及其校正方法
CN113872594A (zh) * 2021-08-24 2021-12-31 苏州聚元微电子股份有限公司 振荡器频率的快速数字校准方法
US12278643B2 (en) * 2021-09-22 2025-04-15 Intel Corporation Calibration for DTC fractional frequency synthesis
US12143258B2 (en) * 2021-10-20 2024-11-12 Qualcomm Incorporated Iterative phase-noise cancellation
US11843392B2 (en) * 2021-12-03 2023-12-12 Texas Instruments Incorporated Systems and methods for online gain calibration of digital-to-time converters
CN114301454A (zh) * 2021-12-30 2022-04-08 思瑞浦微电子科技(上海)有限责任公司 小数分频器、数控振荡器和锁相环电路
CN114189249B (zh) * 2022-02-14 2022-05-17 微龛(广州)半导体有限公司 开环小数分频器及时钟系统
US11569831B1 (en) * 2022-03-23 2023-01-31 Infineon Technologies Ag Time-to-digital converter calibration
WO2024019493A1 (ko) * 2022-07-20 2024-01-25 삼성전자 주식회사 전자 장치 및 전자 장치의 통신 제어 방법
CN115242243B (zh) * 2022-07-28 2025-10-31 西安电子科技大学芜湖研究院 一种延迟锁相环电路及其控制方法
US20240072821A1 (en) * 2022-08-30 2024-02-29 Texas Instruments Incorporated Digital-to-time converter mismatch compensation
CN116015287B (zh) * 2022-12-31 2024-03-19 成都电科星拓科技有限公司 一种基于频率转电压电路校正tdc步进的方法及装置
CN119449023A (zh) * 2024-10-10 2025-02-14 苏州雷科微技术有限公司 一种基于多路射频锁相环的功率合成电路与自校正方法
KR102845037B1 (ko) 2024-12-12 2025-08-13 주식회사 램쉽 위상 고정 루프용 모드 변환형 디지털 시간 변환기

Family Cites Families (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE19840241C1 (de) * 1998-09-03 2000-03-23 Siemens Ag Digitaler PLL (Phase Locked Loop)-Frequenzsynthesizer
JP3415574B2 (ja) * 2000-08-10 2003-06-09 Ｎｅｃエレクトロニクス株式会社 Ｐｌｌ回路
EP1434352B1 (en) * 2002-12-23 2008-08-27 STMicroelectronics Belgium N.V. Delay-compensated fractional-N frequency synthesizer
SE0301005D0 (sv) 2003-04-03 2003-04-03 Ericsson Telefon Ab L M Method and system of jitter compensation
DE102005060472B3 (de) 2005-12-17 2007-04-26 Atmel Germany Gmbh PLL-Frequenzgenerator
US7417510B2 (en) * 2006-09-28 2008-08-26 Silicon Laboratories Inc. Direct digital interpolative synthesis
US7579886B2 (en) * 2006-12-07 2009-08-25 Cadence Design Systems, Inc. Phase locked loop with adaptive phase error compensation
US7764134B2 (en) * 2007-06-14 2010-07-27 Silicon Laboratories Inc. Fractional divider
US8022849B2 (en) * 2008-04-14 2011-09-20 Qualcomm, Incorporated Phase to digital converter in all digital phase locked loop
US8049540B2 (en) * 2008-09-19 2011-11-01 Analog Devices, Inc. Calibration system and method for phase-locked loops
US8339165B2 (en) * 2009-12-07 2012-12-25 Qualcomm Incorporated Configurable digital-analog phase locked loop
TW201121246A (en) * 2009-12-14 2011-06-16 Univ Nat Taiwan Frequency synthesizers
US8432231B2 (en) * 2010-07-19 2013-04-30 Analog Devices, Inc. Digital phase-locked loop clock system
KR101206436B1 (ko) * 2010-09-29 2012-11-29 전자부품연구원 위상 동기 루프 기반의 주파수 합성기 및 그의 동작 방법
US8193867B2 (en) * 2010-10-29 2012-06-05 Silicon Laboratories Inc. Voltage controlled oscillator with dither
US8207770B1 (en) * 2010-12-23 2012-06-26 Intel Corporation Digital phase lock loop
US8248175B2 (en) * 2010-12-30 2012-08-21 Silicon Laboratories Inc. Oscillator with external voltage control and interpolative divider in the output path
US8497716B2 (en) * 2011-08-05 2013-07-30 Qualcomm Incorporated Phase locked loop with phase correction in the feedback loop
US8441291B2 (en) * 2011-09-23 2013-05-14 Silicon Laboratories Inc. PLL using interpolative divider as digitally controlled oscillator

Also Published As

Publication number Publication date
CN103814524B (zh) 2016-08-24
CN103814524A (zh) 2014-05-21
IN2014CN00291A (enExample) 2015-04-03
US20130033293A1 (en) 2013-02-07
EP2740219A1 (en) 2014-06-11
EP2740219B1 (en) 2015-05-20
KR101633886B1 (ko) 2016-07-08
WO2013022679A1 (en) 2013-02-14
KR20140058608A (ko) 2014-05-14
JP2014527755A (ja) 2014-10-16
US8497716B2 (en) 2013-07-30

Similar Documents

Publication Publication Date Title
JP5908587B2 (ja) フィードバックループにおける位相補正を備えた位相ロックドループ
US10895850B1 (en) Mixed-domain circuit with differential domain-converters
JP5980817B2 (ja) ２点変調デジタル位相ロックループ
US8629700B2 (en) Capacitive multiplication in a phase locked loop
US11012081B2 (en) Apparatus and methods for digital phase locked loop with analog proportional control function
US9154143B2 (en) Semiconductor device
CN112653454B (zh) 锁相环电路和包括锁相环电路的时钟发生器
JP6324875B2 (ja) クロッククリーンアップ位相ロックループ（ｐｌｌ）
US7825703B2 (en) Divide-by-three quadrature frequency divider
US7884655B2 (en) Control circuitry
US8803568B2 (en) Dividing a frequency by 1.5 to produce a quadrature signal
US11411567B2 (en) Phase interpolation-based fractional-N sampling phase-locked loop
KR20120024680A (ko) 어큐물레이터 및 위상-대-디지털 컨버터를 사용하는 투-포인트 변조를 갖는 디지털 위상-고정 루프
US8487678B2 (en) Half cycle delay locked loop
EP4352877A1 (en) Sampling phase-locked loop
Vlachogiannakis et al. A self-calibrated fractional-N PLL for WiFi 6/802.11 ax in 28nm FDSOI CMOS
KR20150141056A (ko) 클럭 데이터 복원 회로 및 이의 동작 방법
US12192315B2 (en) Monitoring circuit of phase locked loop and operating method thereof
WO2024093297A1 (zh) 一种锁相环及信号延迟处理方法

Legal Events

Date Code Title Description
A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20150616

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20150915

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20151013

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20160113

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20160223

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20160323

R150 Certificate of patent or registration of utility model

Ref document number: 5908587

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250