JP5805643B2 - 誤り検出技術に基づくメモリ書き込みタイミングの調節 - Google Patents

誤り検出技術に基づくメモリ書き込みタイミングの調節 Download PDF

Info

Publication number
JP5805643B2
JP5805643B2 JP2012528893A JP2012528893A JP5805643B2 JP 5805643 B2 JP5805643 B2 JP 5805643B2 JP 2012528893 A JP2012528893 A JP 2012528893A JP 2012528893 A JP2012528893 A JP 2012528893A JP 5805643 B2 JP5805643 B2 JP 5805643B2
Authority
JP
Japan
Prior art keywords
result
timing
clock signal
data
memory device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2012528893A
Other languages
English (en)
Japanese (ja)
Other versions
JP2013504817A (ja
Inventor
ジェイ． ニーグレン アーロン
ジェイ． ニーグレン アーロン
イー． リー ミンジュー
イー． リー ミンジュー
エム． バラカット シャディー
エム． バラカット シャディー
シュー シャオリン
シュー シャオリン
ディー． ファム トアン
ディー． ファム トアン
フリッツ クルーガー ウォーレン
フリッツ クルーガー ウォーレン
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Advanced Micro Devices Inc
Original Assignee
Advanced Micro Devices Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Advanced Micro Devices Inc filed Critical Advanced Micro Devices Inc
Publication of JP2013504817A publication Critical patent/JP2013504817A/ja
Application granted granted Critical
Publication of JP5805643B2 publication Critical patent/JP5805643B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
    • G06F13/4234—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a memory bus
    • G06F13/4243—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a memory bus with synchronous protocol
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Quality & Reliability (AREA)
  • Information Transfer Systems (AREA)
  • Memory System (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Debugging And Monitoring (AREA)
JP2012528893A 2009-09-09 2010-09-09 誤り検出技術に基づくメモリ書き込みタイミングの調節 Active JP5805643B2 (ja)

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
US24069909P 2009-09-09 2009-09-09
US61/240,699 2009-09-09
US12/846,958 2010-07-30
US12/846,958 US8862966B2 (en) 2009-09-09 2010-07-30 Adjustment of write timing based on error detection techniques
PCT/US2010/048252 WO2011031847A1 (en) 2009-09-09 2010-09-09 Adjustment of memory write timing based on error detection techniques

Publications (2)

Publication Number Publication Date
JP2013504817A JP2013504817A (ja) 2013-02-07
JP5805643B2 true JP5805643B2 (ja) 2015-11-04

Family

ID=43567581

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2012528893A Active JP5805643B2 (ja) 2009-09-09 2010-09-09 誤り検出技術に基づくメモリ書き込みタイミングの調節

Country Status (7)

Country Link
US (1) US8862966B2 (enExample)
EP (1) EP2476062B1 (enExample)
JP (1) JP5805643B2 (enExample)
KR (1) KR101617374B1 (enExample)
CN (1) CN102576342B (enExample)
IN (1) IN2012DN02970A (enExample)
WO (1) WO2011031847A1 (enExample)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20120011491A (ko) * 2010-07-29 2012-02-08 주식회사 하이닉스반도체 반도체 시스템 및 그 데이터 트래이닝 방법
US8930776B2 (en) * 2012-08-29 2015-01-06 International Business Machines Corporation Implementing DRAM command timing adjustments to alleviate DRAM failures
TWI522772B (zh) * 2012-10-17 2016-02-21 Automatic transmission interface device and method for correcting transmission frequency
BR122016007765B1 (pt) 2013-03-15 2022-03-03 Intel Corporation Aparelho em comunicação com controlador de memória de host, aparelho acoplado a um módulo de memória e métodos para formar conjuntos eletrônicos
US10163508B2 (en) 2016-02-26 2018-12-25 Intel Corporation Supporting multiple memory types in a memory slot
US10459855B2 (en) 2016-07-01 2019-10-29 Intel Corporation Load reduced nonvolatile memory interface
KR102730323B1 (ko) 2016-12-22 2024-11-15 삼성전자주식회사 전자 장치 및 그의 에러 검출 방법
DE102018115100A1 (de) * 2018-06-22 2019-12-24 Krohne Messtechnik Gmbh Verfahren zur Fehlerbehandlung bei Buskommunikation und Buskommunikationssystem
US11601825B2 (en) * 2018-08-08 2023-03-07 Faraday&Future Inc. Connected vehicle network data transfer optimization
KR102685470B1 (ko) * 2018-12-24 2024-07-17 에스케이하이닉스 주식회사 트래이닝 기능을 갖는 반도체 장치 및 반도체 시스템
WO2020136842A1 (ja) * 2018-12-27 2020-07-02 三菱電機株式会社 データ収集装置、方法、及びプログラム

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH06149684A (ja) * 1992-11-09 1994-05-31 Fujitsu Ltd パリティチェック回路
KR100306881B1 (ko) * 1998-04-02 2001-10-29 박종섭 동기 반도체 메모리를 위한 인터페이스
US6801989B2 (en) * 2001-06-28 2004-10-05 Micron Technology, Inc. Method and system for adjusting the timing offset between a clock signal and respective digital signals transmitted along with that clock signal, and memory device and computer system using same
US6877103B2 (en) * 2001-10-05 2005-04-05 Via Technologies, Inc. Bus interface timing adjustment device, method and application chip
SE524201C2 (sv) 2002-12-17 2004-07-06 Lars-Berno Fredriksson Anordning vid distribuerat styr- och övervakningssystem
US6920524B2 (en) * 2003-02-03 2005-07-19 Micron Technology, Inc. Detection circuit for mixed asynchronous and synchronous memory operation
US7000170B2 (en) * 2003-02-04 2006-02-14 Lsi Logic Corporation Method and apparatus for generating CRC/parity error in network environment
JP2005141725A (ja) 2003-10-16 2005-06-02 Pioneer Plasma Display Corp メモリアクセス回路、そのメモリアクセス回路の動作方法およびそのメモリアクセス回路を用いる表示装置
DE102005019041B4 (de) * 2005-04-23 2009-04-16 Qimonda Ag Halbleiterspeicher und Verfahren zur Anpassung der Phasenbeziehung zwischen einem Taktsignal und Strobe-Signal bei der Übernahme von zu übertragenden Schreibdaten
JP2008152315A (ja) * 2006-12-14 2008-07-03 Sanyo Electric Co Ltd 信号処理回路
US8793525B2 (en) * 2007-10-22 2014-07-29 Rambus Inc. Low-power source-synchronous signaling
WO2009108562A2 (en) 2008-02-25 2009-09-03 Rambus Inc. Code-assisted error-detection technique

Also Published As

Publication number Publication date
IN2012DN02970A (enExample) 2015-07-31
KR20120062870A (ko) 2012-06-14
WO2011031847A1 (en) 2011-03-17
US8862966B2 (en) 2014-10-14
CN102576342A (zh) 2012-07-11
EP2476062B1 (en) 2014-02-26
CN102576342B (zh) 2015-07-01
JP2013504817A (ja) 2013-02-07
KR101617374B1 (ko) 2016-05-02
EP2476062A1 (en) 2012-07-18
US20110185256A1 (en) 2011-07-28

Similar Documents

Publication Publication Date Title
JP5805643B2 (ja) 誤り検出技術に基づくメモリ書き込みタイミングの調節
US10291439B1 (en) Decision feedback equalizer
US8489912B2 (en) Command protocol for adjustment of write timing delay
US8286024B2 (en) Memory device, host device, and sampling clock adjusting method
US6978403B2 (en) Deskew circuit and disk array control device using the deskew circuit, and deskew method
JP5666575B2 (ja) メモリデバイスにおける書き込みタイミングの調節
CN104239243A (zh) 接口控制电路、存储系统和控制接口控制电路的方法
CN114840136B (zh) 在动态随机存取存储器上执行命令地址接口训练的技术
US11561923B2 (en) Method for training multichannel data receiver timing
KR101977663B1 (ko) 임베디드 멀티미디어 카드 디바이스 및 그 동작방법
CN101232363B (zh) 相位调节功能评估方法，传输容限测量方法以及信息处理装置
CN114840137A (zh) 用于在动态随机存取存储器上执行写入训练的技术
US9106458B2 (en) Method for detecting phase and phase detecting system
US8671304B2 (en) Adjustment of write timing based on a training signal
CN113223569B (zh) 抗亚稳锁存器
US10256795B1 (en) Pipelined latches to prevent metastability
CN114627918B (zh) 使用写入dll电路系统对存储器装置进行写入调平
US9141459B2 (en) Precursor adaptation algorithm for asynchronously clocked SERDES
KR101247269B1 (ko) 위상 오차에 대한 루프 대역폭 의존성을 가지는 지연고정루프
CN118057749A (zh) 用于超高速的发送器和包括该发送器的存储设备

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20130909

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20140326

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20140423

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20140718

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20141209

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20150306

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20150804

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20150902

R150 Certificate of patent or registration of utility model

Ref document number: 5805643

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250