JP5685643B2 - データ値を変換して記憶するための命令を用いた代理メモリアクセスエージェントの構成 - Google Patents

データ値を変換して記憶するための命令を用いた代理メモリアクセスエージェントの構成 Download PDF

Info

Publication number
JP5685643B2
JP5685643B2 JP2013510119A JP2013510119A JP5685643B2 JP 5685643 B2 JP5685643 B2 JP 5685643B2 JP 2013510119 A JP2013510119 A JP 2013510119A JP 2013510119 A JP2013510119 A JP 2013510119A JP 5685643 B2 JP5685643 B2 JP 5685643B2
Authority
JP
Japan
Prior art keywords
physical address
memory access
register
access agent
instruction
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2013510119A
Other languages
English (en)
Japanese (ja)
Other versions
JP2013530452A (ja
Inventor
トーマス・アンドリュー・ザルトリウス
Original Assignee
クアルコム，インコーポレイテッド
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by クアルコム，インコーポレイテッド filed Critical クアルコム，インコーポレイテッド
Publication of JP2013530452A publication Critical patent/JP2013530452A/ja
Application granted granted Critical
Publication of JP5685643B2 publication Critical patent/JP5685643B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/34—Addressing or accessing the instruction operand or the result ; Formation of operand address; Addressing modes
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/10—Address translation
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/10—Address translation
    • G06F12/1027—Address translation using associative or pseudo-associative address translation means, e.g. translation look-aside buffer [TLB]
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/34—Addressing or accessing the instruction operand or the result ; Formation of operand address; Addressing modes
    • G06F9/35—Indirect addressing
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/10—Address translation
    • G06F12/1081—Address translation for peripheral access to main memory, e.g. direct memory access [DMA]
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Executing Machine-Instructions (AREA)
  • Bus Control (AREA)
  • Storage Device Security (AREA)
JP2013510119A 2010-05-11 2011-04-27 データ値を変換して記憶するための命令を用いた代理メモリアクセスエージェントの構成 Active JP5685643B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US12/777,324 2010-05-11
US12/777,324 US8924685B2 (en) 2010-05-11 2010-05-11 Configuring surrogate memory accessing agents using non-priviledged processes
PCT/US2011/034095 WO2011142967A1 (en) 2010-05-11 2011-04-27 Configuring surrogate memory accessing agents using instructions for translating and storing data values

Related Child Applications (1)

Application Number Title Priority Date Filing Date
JP2014231747A Division JP2015043235A (ja) 2010-05-11 2014-11-14 データ値を変換して記憶するための命令を用いた代理メモリアクセスエージェントの構成

Publications (2)

Publication Number Publication Date
JP2013530452A JP2013530452A (ja) 2013-07-25
JP5685643B2 true JP5685643B2 (ja) 2015-03-18

Family

ID=44121064

Family Applications (2)

Application Number Title Priority Date Filing Date
JP2013510119A Active JP5685643B2 (ja) 2010-05-11 2011-04-27 データ値を変換して記憶するための命令を用いた代理メモリアクセスエージェントの構成
JP2014231747A Pending JP2015043235A (ja) 2010-05-11 2014-11-14 データ値を変換して記憶するための命令を用いた代理メモリアクセスエージェントの構成

Family Applications After (1)

Application Number Title Priority Date Filing Date
JP2014231747A Pending JP2015043235A (ja) 2010-05-11 2014-11-14 データ値を変換して記憶するための命令を用いた代理メモリアクセスエージェントの構成

Country Status (8)

Country Link
US (1) US8924685B2 (enExample)
EP (1) EP2569695B1 (enExample)
JP (2) JP5685643B2 (enExample)
KR (1) KR101429969B1 (enExample)
CN (2) CN102884506B (enExample)
BR (1) BR112012028622B1 (enExample)
TW (1) TWI448893B (enExample)
WO (1) WO2011142967A1 (enExample)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9542333B2 (en) * 2014-12-04 2017-01-10 Qualcomm Incorporated Systems and methods for providing improved latency in a non-uniform memory architecture
US20160246712A1 (en) * 2015-02-25 2016-08-25 HGST Netherlands B.V. Indirection data structures implemented as reconfigurable hardware
US10725689B2 (en) * 2015-08-31 2020-07-28 Hewlett Packard Enterprise Development Lp Physical memory region backup of a volatile memory to a non-volatile memory
CN114385529B (zh) * 2020-10-16 2024-11-01 瑞昱半导体股份有限公司 直接记忆体存取控制器、使用其之电子装置以及操作其的方法

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH05216809A (ja) 1992-02-06 1993-08-27 Nec Corp Ｄｍａ転送方式
JP3219826B2 (ja) * 1992-02-21 2001-10-15 日本電気株式会社 情報処理装置
JPH05250260A (ja) * 1992-03-04 1993-09-28 Toshiba Corp 物理アドレス読出し機能を持つ仮想記憶制御方式の情報処理装置
US5765022A (en) * 1995-09-29 1998-06-09 International Business Machines Corporation System for transferring data from a source device to a target device in which the address of data movement engine is determined
US6470437B1 (en) * 1999-12-17 2002-10-22 Hewlett-Packard Company Updating and invalidating store data and removing stale cache lines in a prevalidated tag cache design
US6681346B2 (en) * 2000-05-11 2004-01-20 Goodrich Corporation Digital processing system including a DMA controller operating in the virtual address domain and a method for operating the same
US6662289B1 (en) * 2001-05-15 2003-12-09 Hewlett-Packard Development Company, Lp. Method and apparatus for direct conveyance of physical addresses from user level code to peripheral devices in virtual memory systems
US7200691B2 (en) * 2003-12-22 2007-04-03 National Instruments Corp. System and method for efficient DMA transfer and buffering of captured data events from a nondeterministic data bus
EP1619589B1 (fr) * 2004-07-23 2007-12-26 Stmicroelectronics SA Procédé de programmation d'un contrôleur de DMA dans un système sur puce et système sur puce associé
CN100377117C (zh) 2005-07-14 2008-03-26 中国科学院计算技术研究所 用于虚实地址变换及读写高速缓冲存储器的方法及装置
JP2007087177A (ja) 2005-09-22 2007-04-05 Canon Inc 情報処理装置
JP2008102850A (ja) * 2006-10-20 2008-05-01 Toshiba Corp 情報処理装置及び情報処理方法
US7827383B2 (en) * 2007-03-09 2010-11-02 Oracle America, Inc. Efficient on-chip accelerator interfaces to reduce software overhead
CN101556565B (zh) 2009-01-22 2010-09-29 杭州中天微系统有限公司 嵌入式处理器的片上高性能dma
US8166276B2 (en) * 2009-02-27 2012-04-24 Advanced Micro Devices, Inc. Translate and verify instruction for a processor

Also Published As

Publication number Publication date
JP2015043235A (ja) 2015-03-05
EP2569695A1 (en) 2013-03-20
TWI448893B (zh) 2014-08-11
US8924685B2 (en) 2014-12-30
KR101429969B1 (ko) 2014-08-14
BR112012028622A2 (pt) 2018-05-15
CN104598398A (zh) 2015-05-06
EP2569695B1 (en) 2017-10-25
KR20130018323A (ko) 2013-02-20
CN104598398B (zh) 2017-10-31
JP2013530452A (ja) 2013-07-25
CN102884506A (zh) 2013-01-16
CN102884506B (zh) 2015-04-15
BR112012028622B1 (pt) 2020-10-13
TW201209583A (en) 2012-03-01
WO2011142967A1 (en) 2011-11-17
US20110283083A1 (en) 2011-11-17

Similar Documents

Publication Publication Date Title
US9361246B2 (en) System-on-chip processing secure contents and mobile device comprising the same
US9239799B2 (en) Memory management unit directed access to system interfaces
CN102037443B (zh) 用于分支预测的多模式寄存器堆
KR101812727B1 (ko) 다수의 하이퍼바이저들을 실행하는 시스템들 및 방법들
EP2591420B1 (en) System and method to manage a translation lookaside buffer
JP6345231B2 (ja) 外部からプログラム可能なメモリ管理ユニット
WO2015138949A1 (en) Systems and methods for supporting demand paging for subsystems in a portable computing environment with restricted memory resources
MX2007012584A (es) Archivos de registro no divididos unificados para un procesador de senales digital que opera en un ambiente intercalado de multi-ejecucion.
JP6386099B2 (ja) 圧縮支援のための方法、装置、コンピュータプログラム及び記憶媒体
JP5685643B2 (ja) データ値を変換して記憶するための命令を用いた代理メモリアクセスエージェントの構成
KR101239272B1 (ko) 하드웨어 프리페치 어드레스 및 산술 연산 값을 계산하기 위한 듀얼 함수 가산기
TWI772438B (zh) 用於計算設備中的動態緩衝器大小設定的系統和方法
KR20080048943A (ko) 집적 회로 장치 및 오디오 처리 장치

Legal Events

Date Code Title Description
A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20131129

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20131210

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20140304

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20140714

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20141114

A911 Transfer to examiner for re-examination before appeal (zenchi)

Free format text: JAPANESE INTERMEDIATE CODE: A911

Effective date: 20141125

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20141222

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20150119

R150 Certificate of patent or registration of utility model

Ref document number: 5685643

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250