JP5416842B2 - アクティブなプロセッサの数を変更することを容易にする資源管理 - Google Patents
アクティブなプロセッサの数を変更することを容易にする資源管理 Download PDFInfo
- Publication number
- JP5416842B2 JP5416842B2 JP2012528875A JP2012528875A JP5416842B2 JP 5416842 B2 JP5416842 B2 JP 5416842B2 JP 2012528875 A JP2012528875 A JP 2012528875A JP 2012528875 A JP2012528875 A JP 2012528875A JP 5416842 B2 JP5416842 B2 JP 5416842B2
- Authority
- JP
- Japan
- Prior art keywords
- graphics processor
- state
- memory
- memory associated
- gpu
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/46—Multiprogramming arrangements
- G06F9/50—Allocation of resources, e.g. of the central processing unit [CPU]
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
- G06F1/3234—Power saving characterised by the action undertaken
- G06F1/325—Power saving in peripheral device
- G06F1/3265—Power saving in display device
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
- G06F1/3234—Power saving characterised by the action undertaken
- G06F1/3287—Power saving characterised by the action undertaken by switching off individual functional units in the computer system
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/76—Architectures of general purpose stored program computers
- G06F15/80—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2360/00—Aspects of the architecture of display systems
- G09G2360/12—Frame memory handling
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
- G09G5/36—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the display of a graphic pattern, e.g. using an all-points-addressable [APA] memory
- G09G5/363—Graphics controllers
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Computing Systems (AREA)
- Software Systems (AREA)
- Power Sources (AREA)
- Image Processing (AREA)
- Hardware Redundancy (AREA)
Applications Claiming Priority (5)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US24087209P | 2009-09-09 | 2009-09-09 | |
| US61/240,872 | 2009-09-09 | ||
| US12/695,863 | 2010-01-28 | ||
| US12/695,863 US8305380B2 (en) | 2009-09-09 | 2010-01-28 | Managing resources to facilitate altering the number of active processors |
| PCT/US2010/048093 WO2011031732A1 (en) | 2009-09-09 | 2010-09-08 | Managing resources to facilitate altering the number of active processors |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2013504810A JP2013504810A (ja) | 2013-02-07 |
| JP2013504810A5 JP2013504810A5 (enExample) | 2013-10-31 |
| JP5416842B2 true JP5416842B2 (ja) | 2014-02-12 |
Family
ID=43647397
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2012528875A Active JP5416842B2 (ja) | 2009-09-09 | 2010-09-08 | アクティブなプロセッサの数を変更することを容易にする資源管理 |
Country Status (7)
| Country | Link |
|---|---|
| US (1) | US8305380B2 (enExample) |
| EP (1) | EP2476037B1 (enExample) |
| JP (1) | JP5416842B2 (enExample) |
| KR (1) | KR101633030B1 (enExample) |
| CN (1) | CN102597909B (enExample) |
| IN (1) | IN2012DN02815A (enExample) |
| WO (1) | WO2011031732A1 (enExample) |
Families Citing this family (24)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US9124535B2 (en) | 2009-07-17 | 2015-09-01 | Honeywell International Inc. | System for using attributes to deploy demand response resources |
| US9137050B2 (en) * | 2009-07-17 | 2015-09-15 | Honeywell International Inc. | Demand response system incorporating a graphical processing unit |
| US9818073B2 (en) | 2009-07-17 | 2017-11-14 | Honeywell International Inc. | Demand response management system |
| US8782190B2 (en) | 2009-07-17 | 2014-07-15 | Honeywell International, Inc. | Demand response management system |
| US20130187931A1 (en) * | 2010-10-05 | 2013-07-25 | Tao Zhao | System and method for multiple native software applications user interface composition |
| US9153001B2 (en) | 2011-01-28 | 2015-10-06 | Honeywell International Inc. | Approach for managing distribution of automated demand response events in a multi-site enterprise |
| US8924752B1 (en) | 2011-04-20 | 2014-12-30 | Apple Inc. | Power management for a graphics processing unit or other circuit |
| US10817043B2 (en) * | 2011-07-26 | 2020-10-27 | Nvidia Corporation | System and method for entering and exiting sleep mode in a graphics subsystem |
| US8892919B2 (en) | 2011-12-14 | 2014-11-18 | Ati Technologies Ulc | Method and apparatus for power management of a processor in a virtual environment |
| US10095295B2 (en) | 2011-12-14 | 2018-10-09 | Advanced Micro Devices, Inc. | Method and apparatus for power management of a graphics processing core in a virtual environment |
| TWI449921B (zh) * | 2011-12-21 | 2014-08-21 | Acer Inc | 調整電能消耗的裝置及其方法 |
| US9390461B1 (en) * | 2012-05-08 | 2016-07-12 | Apple Inc. | Graphics hardware mode controls |
| US20140081704A1 (en) | 2012-09-15 | 2014-03-20 | Honeywell International Inc. | Decision support system based on energy markets |
| CN103793038B (zh) * | 2012-10-29 | 2016-06-01 | 英业达科技有限公司 | 电子装置与电源控制方法 |
| US9389850B2 (en) | 2012-11-29 | 2016-07-12 | Honeywell International Inc. | System and approach to manage versioning of field devices in a multi-site enterprise |
| US10346931B2 (en) | 2013-07-11 | 2019-07-09 | Honeywell International Inc. | Arrangement for communicating demand response resource incentives |
| US9691076B2 (en) | 2013-07-11 | 2017-06-27 | Honeywell International Inc. | Demand response system having a participation predictor |
| US9989937B2 (en) | 2013-07-11 | 2018-06-05 | Honeywell International Inc. | Predicting responses of resources to demand response signals and having comfortable demand responses |
| US20150091912A1 (en) * | 2013-09-27 | 2015-04-02 | Nvidia Corporation | Independent memory heaps for scalable link interface technology |
| US9665078B2 (en) | 2014-03-25 | 2017-05-30 | Honeywell International Inc. | System for propagating messages for purposes of demand response |
| US10776895B2 (en) * | 2017-02-10 | 2020-09-15 | Apple Inc. | GPU power and performance management |
| US10541556B2 (en) | 2017-04-27 | 2020-01-21 | Honeywell International Inc. | System and approach to integrate and manage diverse demand response specifications for multi-site enterprises |
| US11157064B2 (en) * | 2017-09-28 | 2021-10-26 | Intel Corporation | Techniques to dynamically enable and disable accelerator devices in compute environments |
| CN114123457B (zh) * | 2021-12-01 | 2024-11-22 | 新华三信息技术有限公司 | 一种供电方法、装置及设备 |
Family Cites Families (17)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH11202988A (ja) * | 1998-01-13 | 1999-07-30 | Hitachi Ltd | システム消費電力制御方法 |
| US7015919B1 (en) * | 2002-01-08 | 2006-03-21 | Apple Computer, Inc. | Virtualization of graphics resources |
| US7051163B2 (en) * | 2002-10-03 | 2006-05-23 | Hewlett-Packard Development Company, L.P. | Directory structure permitting efficient write-backs in a shared memory computer system |
| US7093147B2 (en) * | 2003-04-25 | 2006-08-15 | Hewlett-Packard Development Company, L.P. | Dynamically selecting processor cores for overall power efficiency |
| US7019752B1 (en) * | 2003-06-04 | 2006-03-28 | Apple Computer, Inc. | Method and apparatus for frame buffer management |
| JP4402622B2 (ja) * | 2004-07-01 | 2010-01-20 | パナソニック株式会社 | マルチプロセッサ制御装置、その制御方法及び集積回路 |
| US7730336B2 (en) | 2006-05-30 | 2010-06-01 | Ati Technologies Ulc | Device having multiple graphics subsystems and reduced power consumption mode, software and methods |
| TWI322354B (en) * | 2005-10-18 | 2010-03-21 | Via Tech Inc | Method and system for deferred command issuing in a computer system |
| US7698579B2 (en) * | 2006-08-03 | 2010-04-13 | Apple Inc. | Multiplexed graphics architecture for graphics power management |
| US8199155B2 (en) * | 2006-11-22 | 2012-06-12 | Nvidia Corporation | System, method, and computer program product for saving power in a multi-graphics processor environment |
| US20090079746A1 (en) | 2007-09-20 | 2009-03-26 | Apple Inc. | Switching between graphics sources to facilitate power management and/or security |
| US8022956B2 (en) * | 2007-12-13 | 2011-09-20 | Ati Technologies Ulc | Settings control in devices comprising at least two graphics processors |
| EP2243080B1 (en) * | 2007-12-13 | 2016-09-21 | Advanced Micro Devices, Inc. | Driver architecture for computing device having multiple graphics subsystems, reduced power consumption modes, software and methods |
| KR100969322B1 (ko) * | 2008-01-10 | 2010-07-09 | 엘지전자 주식회사 | 멀티 그래픽 컨트롤러를 구비한 데이터 처리 장치 및 이를이용한 데이터 처리 방법 |
| US8615647B2 (en) * | 2008-02-29 | 2013-12-24 | Intel Corporation | Migrating execution of thread between cores of different instruction set architecture in multi-core processor and transitioning each core to respective on / off power state |
| US8266398B2 (en) * | 2008-05-22 | 2012-09-11 | Oracle America, Inc. | Method and apparatus for preserving memory contents during a power outage |
| US20100211958A1 (en) * | 2009-02-17 | 2010-08-19 | Sun Microsystems, Inc. | Automated resource load balancing in a computing system |
-
2010
- 2010-01-28 US US12/695,863 patent/US8305380B2/en active Active
- 2010-09-08 EP EP10754629.3A patent/EP2476037B1/en active Active
- 2010-09-08 IN IN2815DEN2012 patent/IN2012DN02815A/en unknown
- 2010-09-08 WO PCT/US2010/048093 patent/WO2011031732A1/en not_active Ceased
- 2010-09-08 KR KR1020127009175A patent/KR101633030B1/ko active Active
- 2010-09-08 CN CN201080050596.6A patent/CN102597909B/zh active Active
- 2010-09-08 JP JP2012528875A patent/JP5416842B2/ja active Active
Also Published As
| Publication number | Publication date |
|---|---|
| KR20120062891A (ko) | 2012-06-14 |
| CN102597909B (zh) | 2016-08-03 |
| US8305380B2 (en) | 2012-11-06 |
| EP2476037A1 (en) | 2012-07-18 |
| IN2012DN02815A (enExample) | 2015-07-24 |
| US20110057936A1 (en) | 2011-03-10 |
| EP2476037B1 (en) | 2016-10-26 |
| JP2013504810A (ja) | 2013-02-07 |
| CN102597909A (zh) | 2012-07-18 |
| WO2011031732A1 (en) | 2011-03-17 |
| KR101633030B1 (ko) | 2016-07-01 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP5416842B2 (ja) | アクティブなプロセッサの数を変更することを容易にする資源管理 | |
| JP5661774B2 (ja) | デバイスを無効にするための方法及び装置 | |
| US8839012B2 (en) | Power management in multi-GPU systems | |
| US8689017B2 (en) | Server power manager and method for dynamically managing server power consumption | |
| US8233000B1 (en) | System and method for switching between graphical processing units | |
| US8868945B2 (en) | Device having multiple graphics subsystems and reduced power consumption mode, software and methods | |
| CN101149640B (zh) | 低功耗电脑操作系统及方法 | |
| US9865233B2 (en) | Hybrid graphics display power management | |
| JP4175838B2 (ja) | 待機モード付情報処理装置およびその待機モード開始方法と待機モード解除方法 | |
| US8766919B1 (en) | Fast awake from low power mode | |
| US20080034238A1 (en) | Multiplexed graphics architecture for graphics power management | |
| US8259119B1 (en) | System and method for switching between graphical processing units | |
| JP2012048243A (ja) | 画像形成装置、SoCユニット、及び画像形成装置の駆動方法 | |
| CN104020969A (zh) | 数据处理装置、显示控制装置和方法及半导体芯片 | |
| EP0765499A4 (en) | DYNAMIC MANAGEMENT OF PROCESSOR POWER AND PERFORMANCE IN A COMPUTER SYSTEM | |
| US20230004400A1 (en) | System and method for providing system level sleep state power savings | |
| CN103123589B (zh) | 一种移动终端的开机启动方法与装置 | |
| US20120240125A1 (en) | System Resource Management In An Electronic Device | |
| JP2011013775A (ja) | 情報処理装置、情報処理装置の制御方法及びプログラム | |
| JP2006351013A (ja) | 電子装置において保存/リストア手順を行なうための方法及びシステム | |
| US7401200B2 (en) | Information processing apparatus, memory managing program, and memory managing method | |
| EP2503430A1 (en) | System resource management in an electronic device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20130909 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20130909 |
|
| A871 | Explanation of circumstances concerning accelerated examination |
Free format text: JAPANESE INTERMEDIATE CODE: A871 Effective date: 20130909 |
|
| A975 | Report on accelerated examination |
Free format text: JAPANESE INTERMEDIATE CODE: A971005 Effective date: 20130927 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20131016 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20131115 |
|
| R150 | Certificate of patent or registration of utility model |
Ref document number: 5416842 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |