JP5414203B2 - 半導体装置の作製方法 - Google Patents

半導体装置の作製方法 Download PDF

Info

Publication number
JP5414203B2
JP5414203B2 JP2008135210A JP2008135210A JP5414203B2 JP 5414203 B2 JP5414203 B2 JP 5414203B2 JP 2008135210 A JP2008135210 A JP 2008135210A JP 2008135210 A JP2008135210 A JP 2008135210A JP 5414203 B2 JP5414203 B2 JP 5414203B2
Authority
JP
Japan
Prior art keywords
single crystal
layer
substrate
crystal semiconductor
laser
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2008135210A
Other languages
English (en)
Japanese (ja)
Other versions
JP2009283749A (ja
JP2009283749A5 (https=
Inventor
健吾 秋元
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Semiconductor Energy Laboratory Co Ltd
Original Assignee
Semiconductor Energy Laboratory Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Semiconductor Energy Laboratory Co Ltd filed Critical Semiconductor Energy Laboratory Co Ltd
Priority to JP2008135210A priority Critical patent/JP5414203B2/ja
Publication of JP2009283749A publication Critical patent/JP2009283749A/ja
Publication of JP2009283749A5 publication Critical patent/JP2009283749A5/ja
Application granted granted Critical
Publication of JP5414203B2 publication Critical patent/JP5414203B2/ja
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
  • Thin Film Transistor (AREA)
  • Recrystallisation Techniques (AREA)
JP2008135210A 2008-05-23 2008-05-23 半導体装置の作製方法 Expired - Fee Related JP5414203B2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2008135210A JP5414203B2 (ja) 2008-05-23 2008-05-23 半導体装置の作製方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2008135210A JP5414203B2 (ja) 2008-05-23 2008-05-23 半導体装置の作製方法

Publications (3)

Publication Number Publication Date
JP2009283749A JP2009283749A (ja) 2009-12-03
JP2009283749A5 JP2009283749A5 (https=) 2011-06-23
JP5414203B2 true JP5414203B2 (ja) 2014-02-12

Family

ID=41453885

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2008135210A Expired - Fee Related JP5414203B2 (ja) 2008-05-23 2008-05-23 半導体装置の作製方法

Country Status (1)

Country Link
JP (1) JP5414203B2 (https=)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5819614B2 (ja) * 2011-02-02 2015-11-24 信越化学工業株式会社 Soiウェーハの製造方法
US20130187150A1 (en) * 2012-01-20 2013-07-25 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device
JP7835724B2 (ja) * 2021-02-25 2026-03-25 富士フイルム株式会社 欠陥除去装置、欠陥除去方法、パターン形成方法、及び電子デバイスの製造方法
CN120711990B (zh) * 2025-08-26 2025-10-28 中核光电科技(上海)有限公司 钙钛矿层的激光修复方法

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0582633A (ja) * 1991-09-19 1993-04-02 Hitachi Ltd 貼りあわせ基体とその製造方法
JPH08250421A (ja) * 1995-03-10 1996-09-27 Canon Inc 半導体基板の製造方法および半導体基板
JPH11163363A (ja) * 1997-11-22 1999-06-18 Semiconductor Energy Lab Co Ltd 半導体装置およびその作製方法
JP4519400B2 (ja) * 2001-12-27 2010-08-04 株式会社半導体エネルギー研究所 半導体装置の作製方法

Also Published As

Publication number Publication date
JP2009283749A (ja) 2009-12-03

Similar Documents

Publication Publication Date Title
JP5348989B2 (ja) 半導体基板の作製方法
US8324086B2 (en) Method for manufacturing a semiconductor substrate by laser irradiation
US7638408B2 (en) Manufacturing method of substrate provided with semiconductor films
JP5383143B2 (ja) 半導体基板の作製方法および半導体装置の作製方法
US7795111B2 (en) Manufacturing method of SOI substrate and manufacturing method of semiconductor device
US7745268B2 (en) Method for manufacturing a semiconductor device with irradiation of single crystal semiconductor layer in an inert atmosphere
JP5577027B2 (ja) 半導体装置の作製方法並びに半導体装置及び電子機器
JP5523693B2 (ja) 半導体基板の作製方法
US7244990B2 (en) Semiconductor device
TWI476870B (zh) Soi基板的製造方法
US8822305B2 (en) Substrate provided with semiconductor films and manufacturing method thereof
JP2006303410A (ja) 半導体装置およびその製造方法
JP2009004756A (ja) 半導体装置の作製方法
US8530336B2 (en) Method for manufacturing semiconductor substrate
JP5414203B2 (ja) 半導体装置の作製方法
US8349702B2 (en) Method for manufacturing semiconductor substrate
JP2010141246A (ja) 半導体装置の製造方法
US8193071B2 (en) Method for manufacturing semiconductor device

Legal Events

Date Code Title Description
A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20110503

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20110503

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20130530

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20130604

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20130712

TRDD Decision of grant or rejection written
A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20131112

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

LAPS Cancellation because of no payment of annual fees