JP5239428B2 - Electro-optical device and electronic apparatus - Google Patents

Electro-optical device and electronic apparatus Download PDF

Info

Publication number
JP5239428B2
JP5239428B2 JP2008070790A JP2008070790A JP5239428B2 JP 5239428 B2 JP5239428 B2 JP 5239428B2 JP 2008070790 A JP2008070790 A JP 2008070790A JP 2008070790 A JP2008070790 A JP 2008070790A JP 5239428 B2 JP5239428 B2 JP 5239428B2
Authority
JP
Japan
Prior art keywords
terminal
terminals
electro
circuit
wiring
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2008070790A
Other languages
Japanese (ja)
Other versions
JP2009223265A (en
Inventor
仁 村山
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Epson Imaging Devices Corp
Original Assignee
Epson Imaging Devices Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Epson Imaging Devices Corp filed Critical Epson Imaging Devices Corp
Priority to JP2008070790A priority Critical patent/JP5239428B2/en
Publication of JP2009223265A publication Critical patent/JP2009223265A/en
Application granted granted Critical
Publication of JP5239428B2 publication Critical patent/JP5239428B2/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Description

本発明は電気光学装置、電気光学装置の検査方法、及び、電子機器に係り、特に、電気光学パネルに回路装置及び配線基板を実装してなる電気光学装置の検査構造及び検査方法に関する。   The present invention relates to an electro-optical device, an electro-optical device inspection method, and an electronic apparatus, and more particularly, to an electro-optical device inspection structure and an inspection method in which a circuit device and a wiring board are mounted on an electro-optical panel.

一般に、液晶表示パネル等の電気光学パネルにドライバIC等の回路装置を構成するICチップが実装されるとともに外部から信号や電源電位を入力するための配線基板であるFPC(フレキシブル配線基板)を実装してなる電気光学装置が知られている。この種の電気光学装置では、電気光学パネルにACF(異方性導電膜)を介してICチップやFPCを熱圧着により実装しているが、この実装検査を行うために、実装後に検査員が電気光学パネルの実装部(一方のガラス基板)の裏側から目視でACFの導電性粒子のつぶれ状態を確認することによって、電気光学パネルとICチップ及びFPCの導電接続状態の良否を判定して実装不良の検査を行っていた。   In general, an IC chip constituting a circuit device such as a driver IC is mounted on an electro-optical panel such as a liquid crystal display panel, and an FPC (flexible wiring board) that is a wiring board for inputting a signal and a power supply potential from the outside is mounted. An electro-optical device is known. In this type of electro-optical device, an IC chip or FPC is mounted on an electro-optical panel via an ACF (anisotropic conductive film) by thermocompression bonding. By visually confirming the collapsed state of the conductive particles of the ACF from the back side of the mounting part (one glass substrate) of the electro-optical panel, it is determined whether the electro-optical panel, the IC chip, and the FPC are in a conductive connection state. We were inspecting for defects.

また、上記のような実装不良の検査方法としては、以下の特許文献1に記載されているように、プリント回路基板とフレキシブル配線基板の実装構造に対するものとして、両基板の実装部を跨いで構成された検査用配線パターンを設け、該検査用配線パターンに一対の検査用端子を形成したものが知られている。
特開2004−95872号公報
Further, as described in the following Patent Document 1, the inspection method for mounting defects as described above is configured for a mounting structure of a printed circuit board and a flexible wiring board so as to straddle the mounting portions of both boards. It is known that an inspection wiring pattern is provided and a pair of inspection terminals is formed on the inspection wiring pattern.
Japanese Patent Laid-Open No. 2004-95872

しかしながら、前述の目視による実装不良の検査方法では、ACFの導電性粒子のつぶれ具合を目視により正確に判定しなければならないため、検査員の高い習熟度が必要とされることから、検査人員の確保が困難であり、また、目視検査であるために検査時間がかかるという問題点がある。   However, in the above-described inspection method for mounting defects by visual inspection, it is necessary to accurately determine the collapse state of the conductive particles of the ACF by visual inspection. There is a problem that it is difficult to ensure and it takes a long time for inspection because of visual inspection.

さらに、適宜に習熟した検査員であっても個人差が生じやすいため、長期的な電気的信頼性を確保するほどに精度の高い検査を行うことが困難であるという問題点がある。例えば、上記導電性粒子のつぶれ具合が不十分な場合には、当初は導電接続状態が得られていても時間が経過すると導電接続状態が失われるケースがあるが、このような微妙な状況を確実に判定することは極めて困難であり、それゆえ、歩留まりの低下や製造コストの増加を招く。   Furthermore, even inspectors who are appropriately trained tend to have individual differences, there is a problem that it is difficult to perform a highly accurate inspection to ensure long-term electrical reliability. For example, if the conductive particles are not sufficiently crushed, the conductive connection state may be lost over time even if the conductive connection state is initially obtained. It is extremely difficult to make a reliable determination, and therefore causes a decrease in yield and an increase in manufacturing cost.

一方、前述の特許文献1に記載された方法では、両基板の少なくとも一方に一対の検査用端子を設ける必要があるため、電気光学パネルにICチップ及びFPCを実装した構造の導電接続状態を確認するには、電気光学パネルとICチップの導電接続部を検査するための検査パターン及び検査用端子と、電気光学パネルとFPCの導電接続部を検査するための検査パターン及び検査用端子とをそれぞれ設ける必要があり、これらの形成スペースを確保するために装置の大型化を招く虞がある。   On the other hand, in the method described in Patent Document 1, it is necessary to provide a pair of inspection terminals on at least one of the two substrates. Therefore, the conductive connection state of the structure in which the IC chip and the FPC are mounted on the electro-optical panel is confirmed. In order to test, an inspection pattern and an inspection terminal for inspecting the electroconductive panel and the conductive connection portion of the IC chip, and an inspection pattern and an inspection terminal for inspecting the electroconductive panel and the conductive connection portion of the FPC, respectively. It is necessary to provide the device, and there is a possibility that the size of the apparatus is increased in order to secure the formation space.

そこで、本発明は上記問題点を解決するものであり、その課題は、電気光学パネルに回路装置及び配線基板を実装してなる電気光学装置において、実装不良の検査精度の向上並びに検査時間の短縮を図ることにある。また、他の課題は、装置の小型化を図る上でより好ましい検査構造を実現することにある。   Therefore, the present invention solves the above-mentioned problems, and the problem is that in an electro-optical device in which a circuit device and a wiring board are mounted on an electro-optical panel, improvement in inspection accuracy of mounting defects and reduction in inspection time are achieved. Is to plan. Another object is to realize a more preferable inspection structure for downsizing the apparatus.

斯かる実情に鑑み、本発明の電気光学装置は、複数の第1端子及び複数の第2端子を備えた電気光学パネルと、該電気光学パネルに実装され、前記複数の第1端子のそれぞれに導電接続される複数の回路側端子を備える回路装置と、前記電気光学パネルに実装され、前記複数の第2端子のそれぞれに導電接続される複数の基板側端子を備える配線基板と、を具備する電気光学装置において、前記複数の回路側端子には、前記回路装置内に設けられた配線部によって電気的に接続された2つの回路側端子が含まれており、前記2つの回路側端子の一方の回路側端子は、前記複数の第1端子のうちの所定の第1端子に導電接続されたのちに、前記電気光学パネルに備えられた第1の配線パターンによって導出され、前記2つの回路側端子の他方の回路側端子は、前記複数の第1端子のうちの他の所定の第1端子に導電接続されたのちに、前記電気光学パネルに備えられた第2の配線パターンによって前記複数の第2端子のうちの所定の第2端子に接続されて、前記複数の基板側端子のうちの所定の基板側端子と導電接続されており、前記第1の配線パターンと前記所定の基板側端子との間を直列に通過する導電経路を構成しており、該導電経路の前記第1の配線パターンの側に第1検査用端子が備えられ、該導電経路の前記所定の基板側端子の側に第2検査用端子が備えられており、前記第1の配線パターンは、前記所定の第2端子の外側に配置された他の所定の第2端子に接続されて、前記複数の基板側端子のうちの他の所定の基板側端子と導電接続されることによって、前記配線基板に設けられた前記第1検査用端子に接続されており、前記導電経路における前記所定の基板側端子の側の前記第2検査用端子は、前記所定の基板側端子と電気的に接続されて前記配線基板に設けられていることを特徴とする。
また、本発明の電気光学装置は、複数の第1端子及び複数の第2端子を備えた電気光学パネルと、該電気光学パネルに実装され、前記複数の第1端子のそれぞれに導電接続される複数の回路側端子を備える回路装置と、前記電気光学パネルに実装され、前記複数の第2端子のそれぞれに導電接続される複数の基板側端子を備える配線基板と、を具備する電気光学装置において、前記複数の回路側端子には、前記回路装置内に設けられた配線部によって電気的に接続された2つの回路側端子が含まれており、前記2つの回路側端子の一方の回路側端子は、前記複数の第1端子のうちの所定の第1端子に導電接続されたのちに、前記電気光学パネルに備えられた第1の配線パターンによって導出され、前記2つの回路側端子の他方の回路側端子は、前記複数の第1端子のうちの他の所定の第1端子に導電接続されたのちに、前記電気光学パネルに備えられた第2の配線パターンによって前記複数の第2端子のうちの所定の第2端子に接続されて、前記複数の基板側端子のうちの所定の基板側端子と導電接続されており、前記第1の配線パターンと前記所定の基板側端子との間を直列に通過する導電経路を構成しており、該導電経路の前記第1の配線パターンの側に第1検査用端子が備えられ、該導電経路の前記所定の基板側端子の側に第2検査用端子が備えられており、前記導電経路における前記第1の配線パターンの側の前記第1検査用端子は、前記電気光学パネルに設けられ、前記導電経路における前記所定の基板側端子の側の前記第2検査用端子は、前記所定の基板側端子と電気的に接続されて前記配線基板に設けられていることを特徴とする。
In view of such a situation, the electro-optical device of the present invention includes an electro-optical panel including a plurality of first terminals and a plurality of second terminals, and is mounted on the electro-optical panel, and each of the plurality of first terminals. A circuit device including a plurality of circuit-side terminals that are conductively connected; and a wiring board that is mounted on the electro-optical panel and includes a plurality of substrate-side terminals that are conductively connected to the plurality of second terminals. In the electro-optical device, the plurality of circuit side terminals include two circuit side terminals electrically connected by a wiring portion provided in the circuit device, and one of the two circuit side terminals . The circuit side terminal is derived by a first wiring pattern provided in the electro-optical panel after being conductively connected to a predetermined first terminal of the plurality of first terminals, and the two circuit sides the other terminal Roadside terminals, after which is conductively connected to the other predetermined first terminals of the plurality of first terminals, of the plurality of second terminals by a second wiring pattern provided in the electro-optical panel Connected to a predetermined second terminal, and conductively connected to a predetermined substrate side terminal of the plurality of substrate side terminals, and the first wiring pattern and the predetermined substrate side terminal are connected in series. A first inspection terminal is provided on the first wiring pattern side of the conductive path, and a second inspection terminal is provided on the predetermined substrate side terminal side of the conductive path. A terminal is provided, and the first wiring pattern is connected to another predetermined second terminal arranged outside the predetermined second terminal, and is connected to another of the plurality of board-side terminals. The wiring board is conductively connected to a predetermined board side terminal. The second inspection terminal on the side of the predetermined board side terminal in the conductive path is electrically connected to the predetermined board side terminal. It is provided on the wiring board .
The electro-optical device according to the present invention includes an electro-optical panel including a plurality of first terminals and a plurality of second terminals, and is mounted on the electro-optical panel and is conductively connected to each of the plurality of first terminals. An electro-optical device comprising: a circuit device including a plurality of circuit-side terminals; and a wiring board including a plurality of substrate-side terminals mounted on the electro-optical panel and electrically connected to each of the plurality of second terminals. The plurality of circuit side terminals include two circuit side terminals electrically connected by a wiring portion provided in the circuit device, and one circuit side terminal of the two circuit side terminals. Is electrically conductively connected to a predetermined first terminal of the plurality of first terminals, and then is derived by a first wiring pattern provided in the electro-optical panel, and the other of the two circuit side terminals is Circuit side terminal After conductively connecting to another predetermined first terminal of the plurality of first terminals, a predetermined first of the plurality of second terminals is provided by a second wiring pattern provided in the electro-optical panel. Conductive connection connected to a predetermined substrate-side terminal among the plurality of substrate-side terminals and connected in series between the first wiring pattern and the predetermined substrate-side terminal. A first inspection terminal is provided on the side of the first wiring pattern of the conductive path, and a second inspection terminal is provided on the side of the predetermined board side terminal of the conductive path. The first inspection terminal on the first wiring pattern side in the conductive path is provided on the electro-optical panel, and the second inspection terminal on the predetermined board side terminal side in the conductive path. The terminal is electrically connected to the predetermined board side terminal. Characterized in that provided in a connected the wiring board.

この発明によれば、電気光学パネルへの回路装置の実装により相互に導電接続された一の第1端子と一の回路側端子の導電接続部と、電気光学パネルへの配線基板の実装により相互に導電接続された一の第2端子と一の基板側端子の導電接続部とに接続される検査用配線パターンが構成されることで、検査用配線パターンが両導電接続部を通過するパターンとなるため、電気光学パネルに対する回路装置の実装部と配線基板の実装部に実装不良があるか否かを一対の検査用端子間の電気抵抗を見ることで容易に検出することができる。したがって、目視検査の欠点を回避し、正確かつ迅速に検査を行うことが可能になる。特に、上記両導電接続部を直列に通過する導電経路を構成する一条の検査用配線パターンが設けられる場合には、電気光学パネルに対する回路装置及び配線基板の実装部を共に極めて容易に検査できるとともに、検査パターン及び検査用端子の形成スペースに起因する装置の大型化を抑制できる。   According to the present invention, the first first terminal and the conductive connection portion of the one circuit side terminal, which are conductively connected to each other by mounting the circuit device on the electro-optical panel, and the wiring substrate to the electro-optical panel are mounted to each other. A wiring pattern for inspection that is connected to one second terminal that is conductively connected to the conductive connection portion of the one board-side terminal, and a pattern in which the wiring pattern for inspection passes through both conductive connection portions, Therefore, whether or not there is a mounting failure in the mounting portion of the circuit device and the mounting portion of the wiring board with respect to the electro-optical panel can be easily detected by looking at the electric resistance between the pair of inspection terminals. Therefore, it is possible to avoid the drawbacks of visual inspection and perform inspection accurately and quickly. In particular, in the case where a single wiring pattern for inspection is provided that constitutes a conductive path that passes through both the conductive connecting portions in series, both the circuit device and the mounting portion of the wiring board for the electro-optical panel can be inspected very easily. Further, it is possible to suppress an increase in size of the apparatus due to the formation space of the inspection pattern and the inspection terminal.

本発明の一の態様においては、前記検査用配線パターンに接続される他の前記第2端子と他の前記基板側端子の導電接続部をさらに有する。特に、上記各導電接続部に加えて他の第2端子と他の基板側端子の導電接続部を設け、これらを1条の検査用配線パターンで直列に接続した場合には、検査用配線パターンが電気光学パネル及び回路装置を介して一の第2端子と他の第2端子の間を間接的に導電接続するため、一対の検査用端子を共に配線基板上に設けることが可能になり、その結果、コンパクト化が要求される電気光学装置及び回路装置に検査用端子を設ける必要がなくなることから、装置の小型化を図ることができる。   In one aspect of the present invention, the semiconductor device further includes a conductive connection portion between the other second terminal connected to the inspection wiring pattern and the other substrate-side terminal. In particular, in addition to the above conductive connection portions, other second terminals and other board side terminal conductive connection portions are provided, and when these are connected in series with one inspection wiring pattern, the inspection wiring pattern Since the first and second terminals are indirectly conductively connected via the electro-optical panel and the circuit device, it is possible to provide a pair of inspection terminals on the wiring board. As a result, it is not necessary to provide an inspection terminal in an electro-optical device and a circuit device that are required to be compact, so that the device can be miniaturized.

この場合において、前記検査用配線パターンに接続される他の前記第1端子と他の前記回路側端子の導電接続部をさらに有することが好ましい。これによれば、一の第1端子と一の回路側端子の導電接続部、他の第1端子と他の回路側端子の導電接続部、一の第2端子と一の基板側端子の導電接続部、及び、他の第2端子と他の基板側端子の導電接続部の状態を検出できるので、電気光学装置に対する回路装置と配線基板の双方の実装部が少なくとも一対ずつ検出箇所として含まれることで、実装不良をより確実に検出できる。特に、上記四つの導電接続部を直列に接続することで、全ての導電接続部が共に良好な導電接続状態にない限り一対の検査用端子間の電気抵抗が低くならないように構成できる。   In this case, it is preferable to further include a conductive connection portion between the other first terminal connected to the inspection wiring pattern and the other circuit side terminal. According to this, the conductive connection portion between one first terminal and one circuit side terminal, the conductive connection portion between another first terminal and another circuit side terminal, the conduction between one second terminal and one substrate side terminal. Since it is possible to detect the state of the connection part and the conductive connection part of the other second terminal and the other board-side terminal, at least a pair of mounting parts of the circuit device and the wiring board with respect to the electro-optical device are included as detection locations. Thus, mounting defects can be detected more reliably. In particular, by connecting the four conductive connection portions in series, the electric resistance between the pair of inspection terminals can be prevented from being lowered unless all the conductive connection portions are in a good conductive connection state.

本発明の他の態様においては、前記検査用配線パターンは、他の前記第1端子と他の前記回路側端子の導電接続部、並びに、他の前記第2端子と他の前記基板側端子の導電接続部をさらに直列に通過する導電経路を構成し、前記一の第1端子と前記一の第2端子の間、前記他の第1端子と前記他の第2端子の間、前記一の回路側端子と前記他の回路側端子の間、並びに、前記一の基板側端子と前記他の基板側端子の間のうち、いずれか3つをそれぞれ導電接続する配線部を含むともに、いずれか1つの間に一対の検査用端子を有する。これによれば、電気光学パネル、回路装置及び配線基板のいずれか一つに一対の検査用端子を共に設けることができるため、検査を容易に行うことができるとともに、一の第1端子と一の回路側端子の間の導電接続部、他の第1端子と他の回路側端子の間の導電接続部、一の第2端子と一の基板側端子の間の導電接続部、並びに、他の第2端子と他の基板側端子の間の導電接続部が共に良好な導電接続状態にない限り一対の検査用端子間の電気抵抗が低くならないので、電気光学装置に対する回路装置と配線基板の双方の実装不良を確実に検出できる。   In another aspect of the present invention, the inspection wiring pattern includes conductive connection portions between other first terminals and other circuit side terminals, and other second terminals and other board side terminals. A conductive path that further passes through the conductive connection portion in series is formed, and between the one first terminal and the one second terminal, between the other first terminal and the other second terminal, In addition to including a wiring portion that conductively connects any three of the circuit side terminal and the other circuit side terminal and between the one board side terminal and the other board side terminal, A pair of inspection terminals is provided between the two. According to this, since one of the pair of inspection terminals can be provided on any one of the electro-optical panel, the circuit device, and the wiring board, the inspection can be easily performed, and the one first terminal and one of the first terminals can be provided. Conductive connection between the circuit side terminals, conductive connection between the other first terminal and other circuit side terminals, conductive connection between one second terminal and one substrate side terminal, and others Since the electrical resistance between the pair of inspection terminals does not decrease unless the conductive connection portions between the second terminal and the other board side terminals are in a good conductive connection state, the circuit device and the wiring board of the electro-optical device are not reduced. Both mounting defects can be reliably detected.

本発明において、複数の前記第1端子、複数の前記第2端子、複数の前記回路側端子及び複数の前記基板側端子がそれぞれ所定方向に配列されてなる配列端子群を構成し、前記導電経路を構成する前記第1端子、前記第2端子、前記回路側端子及び前記基板側端子は、それぞれの前記配列端子群の両端部の少なくともどちらか一方に設けられていることが好ましい。これによれば、一般的に実装領域に設けられた配列端子群同士の導電接続状態の不良は、実装時の熱膨張、加圧状態のばらつき等により配列端子群の両端部において発生しやすいので、配列端子群の両端に前記一の第1端子、前記一の第2端子、前記一の回路側端子及び前記一の基板側端子を設けることで、より確実に実装不良を検出することができる。この場合、上記構成が両端部に共に設けられることがより望ましい。
In the present invention, a plurality of the first terminals, a plurality of the second terminals, a plurality of the circuit side terminals, and a plurality of the substrate side terminals are each configured as an array terminal group, and the conductive path It is preferable that the first terminal, the second terminal, the circuit-side terminal, and the board-side terminal constituting the first and second terminals are provided at at least one of both end portions of the array terminal group. According to this, a defect in the conductive connection state between the array terminal groups provided in the mounting region generally tends to occur at both ends of the array terminal group due to thermal expansion during mounting, variation in the pressurization state, etc. By providing the one first terminal, the one second terminal, the one circuit side terminal, and the one substrate side terminal at both ends of the array terminal group, it is possible to detect mounting defects more reliably. . In this case, it is more desirable that the above configuration is provided at both ends.

また、本件の参考発明に係る電気光学装置の製造方法は、電気光学パネルに、第1の配線パターンと、前記第1の配線パターンに接続された所定の第1端子と、他の所定の第1端子と、一端において前記他の所定の第1端子に接続された第2の配線パターンと、前記第2の配線パターンの他端に接続された所定の第2端子を形成する工程と、配線部によって電気的に接続された一方の回路側端子と他方の回路側端子とを有する回路装置を、前記所定の第1端子と前記一方の回路側端子、及び前記他の所定の第1端子と前記他方の回路側端子、とがそれぞれ導電接続するように、前記電気光学パネルに実装する工程と、所定の基板側端子を備えた配線基板を、前記所定の第2端子と前記所定の基板側端子が導電接続するように、前記電気光学パネルに実装する工程と、前記第1の配線パターンと前記所定の基板側端子との間で構成される導電経路の抵抗を測定する工程と、を有することを特徴とする。また、当該方法において、上記各導電接続部は検査用配線パターンにおいて全て直列に接続されることが好ましい。 In addition, in the method of manufacturing the electro-optical device according to the reference invention of the present application , the electro-optical panel includes a first wiring pattern, a predetermined first terminal connected to the first wiring pattern, and another predetermined first. Forming one terminal, a second wiring pattern connected at one end to the other predetermined first terminal, a predetermined second terminal connected to the other end of the second wiring pattern, and wiring A circuit device having one circuit-side terminal and the other circuit-side terminal electrically connected by a unit, the predetermined first terminal, the one circuit-side terminal, and the other predetermined first terminal; A step of mounting on the electro-optical panel so that the other circuit side terminal is conductively connected, and a wiring board having a predetermined substrate side terminal is connected to the predetermined second terminal and the predetermined substrate side The electro-optic filter is connected so that the terminals are conductively connected. A step of mounting the le, and having a measuring a resistance of the conductive path formed between the first wiring pattern and the predetermined substrate-side terminals. In the method, it is preferable that all the conductive connection portions are connected in series in the inspection wiring pattern.

本発明の一の態様においては、前記検査用配線パターンは、他の前記第1端子と他の前記回路側端子の導電接続部、及び、他の前記第2端子と他の前記基板側端子の導電接続部をさらに直列に通過する導電経路を構成し、前記配線基板上において前記一の基板側端子と前記他の基板側端子にそれぞれ導電接続された前記一対の検査用端子を有する。   In one aspect of the present invention, the inspection wiring pattern includes conductive connection portions between the other first terminals and the other circuit side terminals, and other second terminals and the other board side terminals. A conductive path that further passes through the conductive connection portion in series is formed, and the pair of inspection terminals that are conductively connected to the one board side terminal and the other board side terminal on the wiring board, respectively.

また、本発明の他の態様においては、前記電気光学パネルに前記回路装置を実装する回路実装工程と、その後、前記電気光学パネルに前記配線基板を実装する基板実装工程と、を具備し、前記回路実装工程と前記基板実装工程との間において、前記回路装置の実装状態を検査するために一対の前記第2端子を用いて検査を行う回路実装検査工程を設けるとともに、前記基板実装工程の後に前記一対の検査端子を用いて検査を行う基板実装検査工程を設ける。   According to another aspect of the present invention, the method includes a circuit mounting step of mounting the circuit device on the electro-optical panel, and then a substrate mounting step of mounting the wiring board on the electro-optical panel. Between the circuit mounting step and the substrate mounting step, a circuit mounting inspection step for performing inspection using a pair of the second terminals to inspect the mounting state of the circuit device is provided, and after the substrate mounting step A board mounting inspection process for performing inspection using the pair of inspection terminals is provided.

さらに、本発明の電子機器は、上記のいずれか一項に記載の電気光学装置と、該電気光学装置の制御手段とを具備することを特徴とする。電子機器としては、電子時計、携帯電話機、携帯型情報端末等といった小型化を要求される携帯型電子機器であることが望ましい。   Furthermore, an electronic apparatus according to the present invention includes the electro-optical device according to any one of the above, and a control unit of the electro-optical device. The electronic device is preferably a portable electronic device that is required to be downsized, such as an electronic timepiece, a mobile phone, and a portable information terminal.

[第1実施形態]
次に、添付図面を参照して本発明の実施形態について詳細に説明する。図1は第1実施形態の電気光学装置100の全体構成を模式的に示す概略平面図、図2は、同第1実施形態の電気光学装置100の実装部分を示す拡大部分縦断面図である。
[First Embodiment]
Next, embodiments of the present invention will be described in detail with reference to the accompanying drawings. FIG. 1 is a schematic plan view schematically showing the overall configuration of the electro-optical device 100 of the first embodiment, and FIG. 2 is an enlarged partial vertical sectional view showing a mounting portion of the electro-optical device 100 of the first embodiment. .

本実施形態の電気光学装置100は、液晶表示パネルで構成される電気光学パネル110と、この電気光学パネル110に実装された、ドライバ回路を構成するICチップよりなる回路装置120と、上記電気光学パネル110に実装された、映像信号及び駆動電位を供給するためのフレキシブル配線基板よりなる配線基板130と、を具備している。   The electro-optical device 100 according to the present embodiment includes an electro-optical panel 110 configured by a liquid crystal display panel, a circuit device 120 that is mounted on the electro-optical panel 110 and includes an IC chip that forms a driver circuit, and the electro-optical device. And a wiring board 130 made of a flexible wiring board for supplying a video signal and a driving potential, which is mounted on the panel 110.

電気光学パネル110は、ガラス等よりなるパネル基板111と112をシール材113によって所定間隔(5−10μm程度)を保って貼り合わせてなり、シール材113によって囲まれた範囲内に液晶が封入されている。パネル基板111上にはITO(インジウムスズ酸化物)等の透明導電体等よりなる電極111aが形成され、パネル基板112上にも透明導電体等よりなる電極112aが形成され、電極111aと電極112aの平面的に重なる液晶部分が画素(サブピクセル)を構成し、両電極によって印加された電界に応じた適宜の配向状態となるように構成される。両電極111a、112aの表面上には必要に応じて液晶の配向態様を制御するためのポリイミド樹脂等よりなる配向膜111b、112bが形成される。シール材113の内側には上記複数の画素が配列されて駆動領域(表示領域)が構成される。なお、当該駆動領域と平面的に重なる領域には、必要に応じてパネル基板111、112の外面上に偏光板117、118が配置(貼着)される。   The electro-optical panel 110 is formed by bonding panel substrates 111 and 112 made of glass or the like with a sealing material 113 while maintaining a predetermined interval (about 5 to 10 μm), and liquid crystal is enclosed within a range surrounded by the sealing material 113. ing. An electrode 111a made of a transparent conductor such as ITO (indium tin oxide) is formed on the panel substrate 111, and an electrode 112a made of a transparent conductor or the like is also formed on the panel substrate 112. The electrode 111a and the electrode 112a The planarly overlapping liquid crystal portions constitute pixels (subpixels), and are configured to have an appropriate alignment state according to the electric field applied by both electrodes. On the surfaces of both electrodes 111a and 112a, alignment films 111b and 112b made of polyimide resin or the like for controlling the alignment mode of liquid crystal are formed as necessary. Inside the sealing material 113, the plurality of pixels are arranged to form a drive region (display region). Note that polarizing plates 117 and 118 are disposed (adhered) on the outer surfaces of the panel substrates 111 and 112 as necessary in a region overlapping the driving region in plan view.

パネル基板111にはパネル基板112の外形よりも外側に張り出す基板張出部111Tが設けられ、この基板張出部111Tには、上記電極111a、112aに導電接続された配線を含め複数の配線115が引き出され、回路装置120の実装領域まで伸びている。これらの複数の配線115は図1の左右方向(以下、単に「幅方向」という。)に配列されている。また、基板張出部111T上には、上記配線115とは別に、回路装置120の実装領域から配線基板130の実装領域まで伸びる複数の配線116が形成されている。これらの複数の配線116もまた幅方向に配列されている。   The panel substrate 111 is provided with a substrate overhanging portion 111T that projects outward from the outer shape of the panel substrate 112. The substrate overhanging portion 111T includes a plurality of wirings including wirings that are conductively connected to the electrodes 111a and 112a. 115 is pulled out and extends to the mounting area of the circuit device 120. The plurality of wirings 115 are arranged in the left-right direction in FIG. 1 (hereinafter simply referred to as “width direction”). In addition to the wiring 115, a plurality of wirings 116 extending from the mounting area of the circuit device 120 to the mounting area of the wiring board 130 are formed on the board extension 111T. The plurality of wirings 116 are also arranged in the width direction.

図2に示すように、回路装置120の実装領域における複数の配線115、116の端部は第1端子115t、116tとされ、配線基板130の実装領域における配線116の端部は第2端子116sとされる。これらの複数の第1端子115t、116t及び第2端子116sは、それぞれ電気光学パネル110の形成後、回路装置120、配線基板130の実装前において表面に露出した状態とされる。これらの配線115,116は、例えば、パネル基板111上においてアルミニウム等の金属配線層とITO等の透明導電体層の二層構造で構成され、第1端子115t、116t及び第2端子116sは上記配線を構成する層構造の少なくとも一部上にさらにアルミニウム、銅、金等よりなる金属表面層を被覆して構成される。   As shown in FIG. 2, the ends of the plurality of wirings 115 and 116 in the mounting region of the circuit device 120 are the first terminals 115t and 116t, and the end of the wiring 116 in the mounting region of the wiring board 130 is the second terminal 116s. It is said. The plurality of first terminals 115 t and 116 t and the second terminal 116 s are exposed on the surface after the electro-optical panel 110 is formed and before the circuit device 120 and the wiring board 130 are mounted. These wirings 115 and 116 are composed of, for example, a two-layer structure of a metal wiring layer such as aluminum and a transparent conductor layer such as ITO on the panel substrate 111, and the first terminals 115t and 116t and the second terminal 116s are the above-described ones. A metal surface layer made of aluminum, copper, gold or the like is further coated on at least a part of the layer structure constituting the wiring.

回路装置120は、シリコン単結晶等よりなる半導体基板121の表層部(図示下面近傍)に適宜の半導体回路が形成されたものである。半導体基板121の表面上にはバンプ電極等よりなる回路側端子122、123が突設されている。回路側端子122、123はそれぞれが幅方向に一列に配列されている。回路側端子122は上記配線115に設けられた第1端子115tに通常は1対1で導電接続され、回路側端子123は上記配線116に設けられた第1端子116tに通常は1対1で導電接続される。   In the circuit device 120, an appropriate semiconductor circuit is formed on a surface layer portion (near the lower surface in the drawing) of a semiconductor substrate 121 made of silicon single crystal or the like. On the surface of the semiconductor substrate 121, circuit side terminals 122 and 123 made of bump electrodes or the like are projected. The circuit side terminals 122 and 123 are each arranged in a line in the width direction. The circuit side terminal 122 is normally conductively connected to the first terminal 115 t provided on the wiring 115 in a one-to-one relationship, and the circuit side terminal 123 is normally connected to the first terminal 116 t provided in the wiring 116 in a one-to-one relationship. Conductive connection.

図示例の場合には、電気光学パネル110の基板張出部111T上に、熱硬化樹脂中に上記各端子に比べて充分に微細な導電性粒子124aを分散させてなるACF(異方性導電膜)124を介して回路装置120が熱圧着により実装され、第1端子115t、116tと回路側端子122、123との間に導電性粒子124aが介在した状態で熱硬化性樹脂が硬化されることで、両端子が導電接続される。   In the case of the illustrated example, an ACF (anisotropic conductive material) in which sufficiently fine conductive particles 124a are dispersed in the thermosetting resin on the substrate overhanging portion 111T of the electro-optical panel 110 in comparison with the above terminals. The circuit device 120 is mounted by thermocompression bonding via the film) 124, and the thermosetting resin is cured with the conductive particles 124a interposed between the first terminals 115t and 116t and the circuit side terminals 122 and 123. Thus, both terminals are conductively connected.

一方、配線基板130は、ポリイミド樹脂等よりなるベース基材131の図示下面上に銅箔等よりなる配線パターンで構成される複数の配線132が形成され、必要に応じてカバーフィルム133が配線132を被覆してなる。配線132の端部はカバーフィルム133で覆われずに露出した基板側端子132sとなっており、この基板側端子132sが上記第2端子116sにACF134を介して導電接続されている。この配線基板130の電気光学パネル110への実装も上記と同様の熱圧着によりなされ、第2端子116sと基板側端子132sとの間に導電性粒子134aが介在した状態で熱硬化性樹脂が硬化されることで、両端子が導電接続される。   On the other hand, the wiring substrate 130 has a plurality of wirings 132 formed of a wiring pattern made of copper foil or the like formed on the lower surface of the base substrate 131 made of polyimide resin or the like, and a cover film 133 is formed on the wiring 132 if necessary. Is coated. An end portion of the wiring 132 is a board-side terminal 132 s that is exposed without being covered with the cover film 133, and the board-side terminal 132 s is conductively connected to the second terminal 116 s via the ACF 134. The wiring substrate 130 is mounted on the electro-optical panel 110 by the same thermocompression bonding as described above, and the thermosetting resin is cured with the conductive particles 134a interposed between the second terminals 116s and the board-side terminals 132s. Thus, both terminals are conductively connected.

なお、上記ACF124、134中の導電性粒子124a,134aは、熱圧着時において両端子によって挟圧されて充分につぶれた(弾性変形した)態様とされ、当該態様で周囲の熱硬化性樹脂が硬化することで、両端子に対する充分なコンタクト圧が確保され、両端子が確実に導電接続される。したがって、導電性粒子124a,134aの弾性変形量が或る程度確保されないと、コンタクト圧が得られずに導電接続部の接触抵抗が高くなるとともに、周囲の樹脂の接着力の経時的劣化により導電接続状態が失われる虞もある。しかしながら、従来の検査方法では、上記導電性粒子124a,134aの弾性変形量を目視で確認していたので、導電接続状態の検査のばらつきが大きく、したがって製品の信頼性の低下、歩留まりの低下などを来していた。   The conductive particles 124a and 134a in the ACFs 124 and 134 are in a mode in which they are pinched by both terminals during thermocompression bonding and sufficiently crushed (elastically deformed). In this mode, the surrounding thermosetting resin is By curing, a sufficient contact pressure for both terminals is ensured, and both terminals are reliably conductively connected. Therefore, unless a certain amount of elastic deformation of the conductive particles 124a and 134a is ensured, the contact pressure cannot be obtained, the contact resistance of the conductive connection portion becomes high, and the conductive resin becomes conductive due to deterioration over time of the adhesive strength of the surrounding resin. There is also a risk that the connection will be lost. However, in the conventional inspection method, since the elastic deformation amount of the conductive particles 124a and 134a is visually confirmed, there is a large variation in the inspection of the conductive connection state, and thus the reliability of the product, the yield, etc. are reduced. Had come.

図3は、本実施形態の電気光学パネル110に対する回路装置120及び配線基板130の実装範囲の幅方向両端部を示す拡大部分平面図、図4は、当該実装範囲の両端部の拡大部分縦断面図である。   FIG. 3 is an enlarged partial plan view showing both ends in the width direction of the mounting range of the circuit device 120 and the wiring board 130 with respect to the electro-optical panel 110 of the present embodiment, and FIG. 4 is an enlarged partial vertical section of both ends of the mounting range. FIG.

本実施形態では、上記複数の第1端子115t、116tに含まれるが、実際には配線115、116に接続されていない、或いは、実質的に配線115、116として利用されていない配線に接続された、検査用のダミー第1端子115t′、116t′を設けている。これらのダミー第1端子115t′、116t′は、第1端子115t、116tの配列端子群の両端部にそれぞれ配置されている。これは、電気光学パネル110に回路装置120を実装する際の配列間隔の誤差による位置ずれや圧着力のばらつき等に起因して実装領域の幅方向両端部が最も実装不良の発生し易い場所であり、したがって、当該場所に検査用の端子を配置することが検査精度を高めるために最も好ましいからである。   In the present embodiment, although included in the plurality of first terminals 115t and 116t, it is not actually connected to the wirings 115 and 116, or is connected to wirings that are not substantially used as the wirings 115 and 116. Further, dummy first terminals 115t ′ and 116t ′ for inspection are provided. These dummy first terminals 115t 'and 116t' are arranged at both ends of the array terminal group of the first terminals 115t and 116t, respectively. This is a place where mounting defects are most likely to occur at both ends in the width direction of the mounting region due to misalignment due to an error in the arrangement interval when mounting the circuit device 120 on the electro-optical panel 110, variation in pressure bonding force, and the like. Therefore, it is most preferable to arrange a terminal for inspection at the place in order to increase the inspection accuracy.

また、上記ダミー第1端子115t′、116t′は、回路装置120に形成されたダミー回路側端子122′、123′に導電接続されている。ダミー回路側端子122′、123′は、上記複数の回路側端子122のうち、実際には回路に接続されていないもの、或いは、実質的に回路装置120の回路中で利用されていない回路部に接続されたものである。ダミー回路側端子122′、123′は、上記と同様の理由により回路側端子122,123の配列端子群の両端部にそれぞれ配置されている。   The dummy first terminals 115t ′ and 116t ′ are conductively connected to dummy circuit side terminals 122 ′ and 123 ′ formed in the circuit device 120. The dummy circuit side terminals 122 ′ and 123 ′ are circuit parts that are not actually connected to the circuit among the plurality of circuit side terminals 122, or are not actually used in the circuit of the circuit device 120. Is connected to. The dummy circuit side terminals 122 ′ and 123 ′ are respectively disposed at both ends of the array terminal group of the circuit side terminals 122 and 123 for the same reason as described above.

また、本実施形態では、上記複数の第2端子116sに含まれるが、実際には配線116に接続されていない、或いは、実質的に配線116として利用されていない配線に接続された、ダミー第2端子116s′116s″を設けている。これらのダミー第2端子116s′、116s″は、第2端子116sの配列端子群の両端部にそれぞれ配置されている。この理由は上記ダミー第1端子及びダミー回路側端子の場合と同様である。特に、配線基板130の場合には、パネル基板111に比べて熱膨張率が大幅に高いので、熱圧着時における配列端子群の両端で端子間の幅方向の位置ずれがきわめて大きくなる可能性が高く、したがって、実装不良は配列端子群の両端できわめて発生し易い。   In the present embodiment, the dummy second terminals 116s included in the plurality of second terminals 116s but not actually connected to the wiring 116 or connected to a wiring that is not substantially used as the wiring 116 are used. Two terminals 116s '116s "are provided. These dummy second terminals 116s', 116s" are arranged at both ends of the array terminal group of the second terminals 116s, respectively. The reason is the same as in the case of the dummy first terminal and the dummy circuit side terminal. In particular, in the case of the wiring board 130, the coefficient of thermal expansion is significantly higher than that of the panel board 111. Therefore, there is a possibility that the displacement in the width direction between the terminals at both ends of the array terminal group during thermocompression bonding becomes extremely large. Therefore, mounting defects are very likely to occur at both ends of the array terminal group.

また、上記ダミー第2端子116s′、116s″は、配線基板130に形成されたダミー基板側端子132s′、132s″に導電接続されている。ダミー基板側端子132s′、132s″は、上記複数の基板側端子132のうち、実際には配線132に接続されていないもの、或いは、実質的に配線132として利用されていない配線に接続されたものである。ダミー基板側端子132s′、132s″は、上記と同様の理由により基板側端子132の配列端子群の両端部にそれぞれ配置されている。   The dummy second terminals 116 s ′ and 116 s ″ are conductively connected to dummy substrate side terminals 132 s ′ and 132 s ″ formed on the wiring board 130. The dummy substrate side terminals 132 s ′ and 132 s ″ are connected to ones of the plurality of substrate side terminals 132 that are not actually connected to the wiring 132 or wiring that is not substantially used as the wiring 132. The dummy substrate side terminals 132s ′ and 132s ″ are respectively disposed at both ends of the array terminal group of the substrate side terminals 132 for the same reason as described above.

本実施形態において、上記ダミー第1端子115t′とダミー回路側端子122′の導電接続部A、上記ダミー第1端子116t′とダミー回路側端子123′の導電接続部B、上記ダミー第2端子116s′とダミー基板側端子132s′の導電接続部C、上記ダミー第2端子116s″とダミー基板側端子132s″の導電接続部Dを通過する一条の検査用配線パターン140が構成される。   In this embodiment, the conductive connection portion A between the dummy first terminal 115t ′ and the dummy circuit side terminal 122 ′, the conductive connection portion B between the dummy first terminal 116t ′ and the dummy circuit side terminal 123 ′, and the dummy second terminal. A single wiring pattern 140 for inspection passing through the conductive connection portion C of 116s 'and the dummy substrate side terminal 132s' and the conductive connection portion D of the dummy second terminal 116s "and the dummy substrate side terminal 132s" is formed.

この検査用配線パターン140は、ダミー第1端子115t′とダミー第2端子116s′とを直接導電接続する電気光学パネル110(基板張出部111T)上の配線部140aと、ダミー第1端子116t′とダミー第2端子116s″とを直接導電接続する電気光学パネル110(基板張出部111T)上の配線部140bと、ダミー回路側端子122′とダミー回路側端子123′とを直接導電接続する回路装置120内の配線部140cと、ダミー基板側端子132s′から配線基板130上を伸びる配線部140eと、ダミー基板側端子132s″から配線基板130上を伸びる配線部140fと、配線部140eに接続された検査用端子140gと、配線部140fに接続された検査用端子140hとを有する。   The inspection wiring pattern 140 includes a wiring portion 140a on the electro-optical panel 110 (substrate overhanging portion 111T) for directly conductively connecting the dummy first terminal 115t ′ and the dummy second terminal 116s ′, and the dummy first terminal 116t. ′ And the dummy second terminal 116s ″ are directly conductively connected to the wiring part 140b on the electro-optical panel 110 (substrate extension 111T), the dummy circuit side terminal 122 ′, and the dummy circuit side terminal 123 ′. A wiring portion 140c in the circuit device 120, a wiring portion 140e extending on the wiring substrate 130 from the dummy substrate side terminal 132s ′, a wiring portion 140f extending on the wiring substrate 130 from the dummy substrate side terminal 132s ″, and a wiring portion 140e. And an inspection terminal 140h connected to the wiring part 140f.

上記の検査用配線パターン140は、上記の各導電接続部A〜Dを直列に通過する導電経路を構成する。そして、導電接続部A及びBのいずれにも不良がないとすれば、電気光学パネル110及び回路装置120上でダミー第2端子116s′とダミー第2端子116s″とを間接的に導電接続するように構成される。   The inspection wiring pattern 140 constitutes a conductive path that passes through each of the conductive connection parts A to D in series. If there is no defect in either of the conductive connection portions A and B, the dummy second terminal 116s ′ and the dummy second terminal 116s ″ are indirectly conductively connected on the electro-optical panel 110 and the circuit device 120. Configured as follows.

なお、検査用端子140g、140hは、配線部140e、140fに導電接続されるとともに、ベース基材131に設けられたスルーホールを通して配線基板130の図示上面に突設し、少なくとも実装直後においては配線基板130の表面に露出するように設けられる。これによって、検査用端子140gと140hの間の電気抵抗を容易に測定することが可能になる。   The inspection terminals 140g and 140h are conductively connected to the wiring portions 140e and 140f and project from the upper surface of the wiring board 130 through the through holes provided in the base substrate 131. It is provided so as to be exposed on the surface of the substrate 130. This makes it possible to easily measure the electrical resistance between the inspection terminals 140g and 140h.

本実施形態では、検査用端子140gと140hの間の電気抵抗値を測定することにより、上記導電接続部A〜Dの少なくともいずれか一つに不良があるか否かを検出することができる。当該電気抵抗値は、各導電接続部A〜Dのそれぞれの接続抵抗値によって主として定まるので、例えば、それぞれの接続抵抗値の許容範囲の合計を基準として導出された基準抵抗値と測定された電気抵抗値とを比較することで実装不良の有無を判定できる。もっとも、図示例の場合、四つの導電接続部A〜Dのうち単一の導電接続部が許容範囲を超えている場合と、複数の導電接続部が許容範囲内であるが比較的接続抵抗値が高い場合とを区別できない可能性があるので、上記基準抵抗値を若干低く設定しても構わない。   In the present embodiment, it is possible to detect whether or not there is a defect in at least one of the conductive connection parts A to D by measuring the electrical resistance value between the inspection terminals 140g and 140h. Since the electrical resistance value is mainly determined by the connection resistance value of each of the conductive connection parts A to D, for example, the reference resistance value derived based on the total allowable range of the connection resistance values and the measured electrical resistance The presence or absence of mounting failure can be determined by comparing the resistance value. However, in the case of the illustrated example, the case where a single conductive connection portion exceeds the allowable range among the four conductive connection portions A to D, and a plurality of conductive connection portions are within the allowable range, but the connection resistance value is relatively high. Therefore, the reference resistance value may be set slightly lower.

本実施形態では、検査用端子140g、140hが共に配線基板130に設けられているので、コンパクト化の要請の高い電気光学パネル110や回路装置120の小型化を妨げることなく、検査用配線パターン140を構成できる。ここで、配線部140aは、基板張出部111T上の左右両端の配線パターンの非形成領域を利用して形成できるので、電気光学パネル110の小型化を妨げないように設計することが可能である。   In the present embodiment, since the inspection terminals 140g and 140h are both provided on the wiring board 130, the inspection wiring pattern 140 is not hindered from downsizing the electro-optical panel 110 and the circuit device 120 that are highly demanded to be compact. Can be configured. Here, since the wiring part 140a can be formed by using the wiring pattern non-formation regions on the left and right ends on the substrate extension part 111T, it can be designed so as not to prevent the electro-optic panel 110 from being downsized. is there.

また、配線基板130の実装前においても、ダミー第2端子116s′と116s″の間の電気抵抗値を測定することにより、電気光学パネル110に対する回路装置120の実装不良の有無を検査することができるという利点がある。   In addition, even before the wiring board 130 is mounted, it is possible to inspect whether or not the circuit device 120 is mounted on the electro-optical panel 110 by measuring the electric resistance value between the dummy second terminals 116 s ′ and 116 s ″. There is an advantage that you can.

さらに、本実施形態では電気光学パネル110と回路装置120との間に複数の導電接続部A及びBを設けるとともに、電気光学パネル110と配線基板130との間にも複数の導電接続部C及びDを設け、これらを一条の検査用配線パターン140で直列に接続しているため、それぞれの実装部において複数箇所の導電接続部のいずれかに導電接続状態の不良があれば検出可能となることから、検出精度を高めることができるという利点もある。   Further, in the present embodiment, a plurality of conductive connection portions A and B are provided between the electro-optical panel 110 and the circuit device 120, and a plurality of conductive connection portions C and B are also provided between the electro-optical panel 110 and the wiring board 130. Since D is provided and these are connected in series by a single wiring pattern for inspection 140, it is possible to detect if there is a defective conductive connection state in any of the plurality of conductive connection portions in each mounting portion. Therefore, there is an advantage that detection accuracy can be increased.

[第2実施形態]
図5は、上記と異なる第2実施形態の上記実装範囲の拡大部分平面図である。この実施形態では、ダミー第1端子115t′とダミー回路側端子122′の導電接続部Aと、ダミー第1端子116t′とダミー回路側端子123′の導電接続部B、ダミー第2端子116s′とダミー基板側端子132s′の導電接続部Cが設けられている。また、検査用配線パターン240は、上記ダミー第1端子115t′から電気光学パネル110(基板張出部111T)上を伸び、検査用端子240gに至る配線部240a、上記ダミー第1端子116t′からダミー第2端子116s′まで電気光学パネル110(基板張出部111T)上を伸びる配線部240b、上記ダミー回路側端子122′とダミー回路側端子123′を直接導電接続する回路装置120内の配線部240c、及び、上記ダミー基板側端子132s′から配線基板130上を伸び、検査用端子240hに至る配線部240eとを有している。
[Second Embodiment]
FIG. 5 is an enlarged partial plan view of the mounting range of the second embodiment different from the above. In this embodiment, the conductive connection part A between the dummy first terminal 115t ′ and the dummy circuit side terminal 122 ′, the conductive connection part B between the dummy first terminal 116t ′ and the dummy circuit side terminal 123 ′, and the dummy second terminal 116s ′. And a conductive connection C of the dummy substrate side terminal 132s'. The inspection wiring pattern 240 extends from the dummy first terminal 115t ′ on the electro-optical panel 110 (substrate overhanging portion 111T) and reaches the inspection terminal 240g, and from the dummy first terminal 116t ′. A wiring part 240b extending on the electro-optical panel 110 (substrate overhanging part 111T) to the dummy second terminal 116s', and a wiring in the circuit device 120 for directly conductively connecting the dummy circuit side terminal 122 'and the dummy circuit side terminal 123'. Part 240c and a wiring part 240e extending on the wiring board 130 from the dummy board side terminal 132s' and reaching the inspection terminal 240h.

本実施形態の場合、検査用端子240gと240hの間の電気抵抗を測定することにより導電接続部A、B及びCの3箇所の導電接続状態を検査することができるので、先の実施形態より検査箇所となる導電接続部の数が少ないものの、測定される電気抵抗値がより小さくなるので、各検査箇所に対する導電接続状態の検出感度を高めることができる。   In the case of this embodiment, it is possible to inspect the three conductive connection states of the conductive connection portions A, B, and C by measuring the electrical resistance between the inspection terminals 240g and 240h. Although the number of conductive connection portions serving as inspection locations is small, the measured electrical resistance value becomes smaller, so that the detection sensitivity of the conductive connection state for each inspection location can be increased.

また、本実施形態では、電気光学パネル110に一方の検査用端子240gを設けなくてはならないが、これは基板張出部111Tの左右両端にある配線115,116の非形成領域に設けることができるため、電気光学パネル110の小型化をそれほど妨げることがない。一方、配線基板130上の導電接続部、配線部及び検査用端子は一つずつで足りるので、配線基板130上の検査用配線パターンの占有面積を低減できる。   In the present embodiment, one inspection terminal 240g must be provided on the electro-optical panel 110, but this is provided in a non-formation region of the wirings 115 and 116 at the left and right ends of the substrate extension 111T. Therefore, miniaturization of the electro-optical panel 110 is not hindered so much. On the other hand, since only one conductive connection portion, wiring portion, and inspection terminal on the wiring substrate 130 are required, the area occupied by the inspection wiring pattern on the wiring substrate 130 can be reduced.

なお、本実施形態において、検査用配線パターン240が第1端子115t、116t、第2端子116s、回路側端子122、123、及び、基板側端子132sの幅方向両端部に配置されている点は上記第1実施形態と同様である。   In the present embodiment, the inspection wiring pattern 240 is disposed at both ends in the width direction of the first terminals 115t and 116t, the second terminal 116s, the circuit side terminals 122 and 123, and the board side terminal 132s. This is the same as in the first embodiment.

[第3実施形態]
図6は、上記とはさらに異なる第3実施形態の上記実装範囲の拡大部分平面図である。この実施形態では、ダミー第1端子115t′とダミー回路側端子122′の導電接続部A、ダミー第1端子116t′とダミー回路側端子123′の導電接続部B、ダミー第2端子116s′とダミー基板側端子132s′の導電接続部C、及び、ダミー第2端子116s″とダミー基板側端子132s″の導電接続部Dが設けられている。
[Third Embodiment]
FIG. 6 is an enlarged partial plan view of the mounting range of the third embodiment different from the above. In this embodiment, the conductive connection part A between the dummy first terminal 115t ′ and the dummy circuit side terminal 122 ′, the conductive connection part B between the dummy first terminal 116t ′ and the dummy circuit side terminal 123 ′, and the dummy second terminal 116s ′ The conductive connection portion C of the dummy substrate side terminal 132s ′ and the conductive connection portion D of the dummy second terminal 116s ″ and the dummy substrate side terminal 132s ″ are provided.

また、検査用配線パターン340は、ダミー第1端子115t′から電気光学パネル110(基板張出部111T)上を伸び、検査用端子340gに至る配線部340aと、ダミー第1端子116t′から電気光学パネル110(基板張出部111T)上を伸び、ダミー第2端子116s″に至る配線部340bと、ダミー回路側端子122′とダミー回路側端子123′の間を直接接続する回路装置120内の配線部340cと、ダミー第2端子116s′から電気光学パネル110(基板張出部111T)上を伸び、検査用端子340hに至る配線部340dと、ダミー基板側端子132s′とダミー基板側端子132s″とを配線基板130上で直接導電接続する配線部340eとを有する。   In addition, the inspection wiring pattern 340 extends from the dummy first terminal 115t ′ on the electro-optical panel 110 (substrate overhanging portion 111T) and reaches the inspection terminal 340g and the dummy first terminal 116t ′. In the circuit device 120 that directly connects the wiring portion 340b extending on the optical panel 110 (substrate overhanging portion 111T) to the dummy second terminal 116s ″ and the dummy circuit side terminal 122 ′ and the dummy circuit side terminal 123 ′. The wiring portion 340c, the wiring portion 340d extending from the dummy second terminal 116s 'on the electro-optical panel 110 (substrate overhanging portion 111T) to the inspection terminal 340h, the dummy substrate side terminal 132s', and the dummy substrate side terminal And a wiring portion 340e that is electrically conductively connected to 132s ″ on the wiring board 130.

本実施形態では、パネル基板111上に検査用端子340g、340hが共に形成されるが、基板張出部111Tの左右両端部の配線パターンの非形成領域を利用することができるため、電気光学パネル110の小型化を妨げないように設計することが可能である。   In the present embodiment, the inspection terminals 340g and 340h are formed on the panel substrate 111. However, since the wiring pattern non-formation regions at both the left and right ends of the substrate extension 111T can be used, the electro-optical panel It is possible to design so as not to hinder the miniaturization of 110.

[第4実施形態]
図7は、第4実施形態の上記実装範囲の拡大部分平面図である。図7においては、左右両側にそれぞれ検査用配線パターンを図示してあるが、この場合には左右で異なるパターン440、540を形成してある。このように、左右両端の検査用配線パターンは相互に同一構成を有するものでなくてもよい。ただし、図7の左右両側にそれぞれ図示してある検査用配線パターンのいずれか一方を左右両側に共に形成しても構わない。
[Fourth Embodiment]
FIG. 7 is an enlarged partial plan view of the mounting range of the fourth embodiment. In FIG. 7, wiring patterns for inspection are shown on the left and right sides, but in this case, different patterns 440 and 540 are formed on the left and right. As described above, the inspection wiring patterns at the left and right ends may not have the same configuration. However, either one of the inspection wiring patterns shown on the left and right sides in FIG. 7 may be formed on both the left and right sides.

図7の左側に示した構成では、ダミー第1端子116t′とダミー回路側端子123′の導電接続部Aと、ダミー第1端子116t″とダミー回路側端子123″の導電接続部Bと、ダミー第2端子116s′とダミー基板側端子132s′の導電接続部Cと、ダミー第2端子116s″とダミー基板側端子132s″の導電接続部Dとが設けられている。   In the configuration shown on the left side of FIG. 7, the conductive connection part A of the dummy first terminal 116t ′ and the dummy circuit side terminal 123 ′, the conductive connection part B of the dummy first terminal 116t ″ and the dummy circuit side terminal 123 ″, A conductive connection C between the dummy second terminal 116s ′ and the dummy substrate side terminal 132s ′, and a conductive connection D between the dummy second terminal 116s ″ and the dummy substrate side terminal 132s ″ are provided.

また、検査用配線パターン440には、ダミー第1端子116t′から電気光学パネル110(基板張出部111T)上を伸び、ダミー第2端子116s′に至る配線部440aと、ダミー第1端子116t″から電気光学パネル(基板張出部111T)上を伸び、ダミー第2端子116s″に至る配線部440bと、ダミー回路側端子123′から回路装置120内を伸び、ダミー回路側端子123″に至る配線部440cと、ダミー基板側端子132s′から配線基板130上を伸び、検査用端子440gに至る配線部440eと、ダミー基板側端子132s″から配線基板130上を伸び、検査用端子440hに至る配線部440fとを有する。   Further, the inspection wiring pattern 440 includes a wiring portion 440a extending from the dummy first terminal 116t ′ on the electro-optical panel 110 (substrate overhanging portion 111T) to the dummy second terminal 116s ′, and a dummy first terminal 116t. ″ Extends from the electro-optical panel (substrate overhanging portion 111T) to the dummy second terminal 116s ″ and the dummy circuit side terminal 123 ′ to the inside of the circuit device 120 to become the dummy circuit side terminal 123 ″. The wiring part 440c that extends to the wiring board 130 extends from the dummy board side terminal 132s ′, and the wiring part 440e that reaches the inspection terminal 440g and the wiring board 130 extends from the dummy board side terminal 132s ″ to the inspection terminal 440h. A wiring portion 440f extending to the wiring portion 440f.

この構成では、配線基板130側に配置される複数の回路側端子123の配列端子群の端部に、隣接する二つのダミー回路側端子123′、123″を設け、電気光学パネル110の駆動領域(表示領域)側の複数の回路側端子122の配列端子群の端部を利用していない点で先の各実施形態とは異なるが、一般に電気光学パネル110の画素数以上となる回路側端子122の配列数は回路側端子123の配列数より格段に多いため、回路側端子123の左右の端子非形成スペースを利用して検査用配線パターンを構成できることで、回路装置120の小型化を妨げないという利点がある。   In this configuration, two adjacent dummy circuit side terminals 123 ′ and 123 ″ are provided at the end of the array terminal group of the plurality of circuit side terminals 123 arranged on the wiring board 130 side, so that the drive region of the electro-optical panel 110 is provided. Although different from the previous embodiments in that the end of the array terminal group of the plurality of circuit-side terminals 122 on the (display area) side is not used, circuit-side terminals that generally have more than the number of pixels of the electro-optical panel 110 Since the number of arrays 122 is much larger than the number of circuit-side terminals 123, the inspection wiring pattern can be configured by using the left and right terminal non-forming spaces of the circuit-side terminals 123, thereby preventing the circuit device 120 from being downsized. There is no advantage.

図7の右側に示した構成では、ダミー第1端子115t′とダミー回路側端子122′の導電接続部Aと、ダミー第1端子116t′とダミー回路側端子123′の導電接続部Bと、ダミー第1端子116t″とダミー回路側端子123″の導電接続部Cと、ダミー第2端子116s′とダミー基板側端子132s′の導電接続部Dと、ダミー第2端子116s″とダミー基板側端子132s″の導電接続部Eとが設けられている。   In the configuration shown on the right side of FIG. 7, the conductive connection portion A between the dummy first terminal 115t ′ and the dummy circuit side terminal 122 ′, the conductive connection portion B between the dummy first terminal 116t ′ and the dummy circuit side terminal 123 ′, Conductive connection C of dummy first terminal 116t ″ and dummy circuit side terminal 123 ″, conductive connection D of dummy second terminal 116s ′ and dummy substrate side terminal 132s ′, dummy second terminal 116s ″ and dummy substrate side A conductive connection E of the terminal 132s ″ is provided.

また、検査用配線パターン540には、ダミー第1端子115t′から電気光学パネル110(基板張出部111T)上を伸び、検査用端子540gに至る配線部540aと、ダミー回路側端子123′から回路装置120内を伸び、その上面に露出した検査用端子540hに至る配線部540bと、ダミー回路側端子122′から回路装置120内を伸び、ダミー回路側端子123″に至る配線部540cと、ダミー第1端子116t′から電気光学パネル(基板張出部111T)上を伸び、ダミー第2端子116s′に至る配線部540dと、ダミー第1端子116t″から電気光学パネル(基板張出部111T)上を伸び、ダミー第2端子116s″に至る配線部540eと、ダミー基板側端子132s′から配線基板130上を伸び、ダミー基板側端子132s″に至る配線部540fとを有する。   In addition, the inspection wiring pattern 540 extends from the dummy first terminal 115t ′ on the electro-optical panel 110 (substrate overhanging portion 111T) to the inspection terminal 540g and from the dummy circuit side terminal 123 ′. A wiring portion 540b extending in the circuit device 120 and reaching the inspection terminal 540h exposed on the upper surface thereof; a wiring portion 540c extending in the circuit device 120 from the dummy circuit side terminal 122 ′ and reaching the dummy circuit side terminal 123 ″; The wiring portion 540d extends from the dummy first terminal 116t ′ to the dummy second terminal 116s ′ and extends from the dummy first terminal 116t ′ to the electro-optical panel (substrate extension portion 111T). ) And the wiring portion 540e extending to the dummy second terminal 116s ″ and the wiring substrate 130 from the dummy substrate side terminal 132s ′. And a wiring portion 540f extending to the dummy substrate side terminals 132 s ".

この構成では、導電接続部がA〜Eの5箇所と増加するため、検査用端子540gと540h間の電気抵抗値は高くなるが、5箇所の導電接続状態のいずれか一つに不良があればこれを検出できることから、検出精度を高めることができるという利点がある。なお、回路装置120は半導体基板121の上面に露出した検査用端子540hを有するが、当該検査用端子540hへの配線部540bはその幅方向の端部に形成されたダミー回路側端子123′より基板外周部を通過して基板上面の検査用端子540hへ接続すればよいので、回路装置120の内部に構成された駆動回路への影響も最小限に抑制できる。   In this configuration, since the number of conductive connection portions increases from 5 to A to E, the electrical resistance value between the inspection terminals 540g and 540h increases, but there is a defect in any one of the 5 conductive connection states. Since this can be detected, there is an advantage that the detection accuracy can be increased. The circuit device 120 has an inspection terminal 540h exposed on the upper surface of the semiconductor substrate 121. A wiring portion 540b to the inspection terminal 540h is formed by a dummy circuit side terminal 123 ′ formed at an end in the width direction. Since it only needs to pass through the outer periphery of the substrate and connect to the inspection terminal 540h on the upper surface of the substrate, the influence on the drive circuit configured in the circuit device 120 can be minimized.

[製造プロセス及び検査方法]
図8は、上記実施形態のいずれかの構成を利用して行う検査方法を説明するための製造プロセスを示す概略工程図である。電気光学装置100の製造プロセスとしては、第1基板(パネル基板111)と第2基板(パネル基板112)にそれぞれスパッタリング法やCVD法等により電極111a、112aを形成し、その後、必要に応じてポリイミド樹脂等を塗布し、焼成後、ラビング処理等を施すことで配向膜111b、112bを形成する(図示工程S1,S2)。そして、シール材113を一方のパネル基板上に配置してから両基板を貼り合わせる(図示工程S3)。
[Manufacturing process and inspection method]
FIG. 8 is a schematic process diagram showing a manufacturing process for explaining an inspection method performed using any of the configurations of the above-described embodiments. As a manufacturing process of the electro-optical device 100, the electrodes 111a and 112a are formed on the first substrate (panel substrate 111) and the second substrate (panel substrate 112) by a sputtering method, a CVD method, and the like, respectively, and then as necessary. The alignment films 111b and 112b are formed by applying a polyimide resin or the like, firing, and performing a rubbing process (illustrated steps S1 and S2). Then, after the sealing material 113 is disposed on one panel substrate, the two substrates are bonded together (illustration step S3).

その後、液晶の注入、封止、基板の分割等の工程を経て液晶パネルである電気光学パネル110を完成させる(図示工程S4)。このとき、基板張出部111T上には上記第1端子115tを備えた配線115、及び、上記第1端子116t及び第2端子116sを備えた配線116が形成されている。   Thereafter, the electro-optical panel 110 which is a liquid crystal panel is completed through steps such as liquid crystal injection, sealing, and substrate division (illustrated step S4). At this time, the wiring 115 including the first terminal 115t and the wiring 116 including the first terminal 116t and the second terminal 116s are formed on the substrate extension portion 111T.

次に、電気光学パネル110の上記基板張出部111T上にACF124を介して回路装置120を熱圧着することにより実装する(回路実装工程S5)。このドライバ実装工程では、ACF124上に位置決めされた回路装置120を加熱した実装ヘッドで基板張出部111Tに押し付けることで、ACFの熱硬化樹脂が一旦軟化して押しつぶされ、回路側端子122、123と第1端子115t、116tの間に導電性粒子124aが介在した状態で導電接触した状態とされ、その後、実装ヘッドの加熱により熱硬化性樹脂が硬化することで、電気光学パネル110上に回路装置120が接着固定される。   Next, the circuit device 120 is mounted on the substrate extension 111T of the electro-optical panel 110 by thermocompression bonding via the ACF 124 (circuit mounting step S5). In this driver mounting process, the circuit device 120 positioned on the ACF 124 is pressed against the substrate overhanging portion 111T with a heated mounting head, whereby the thermosetting resin of the ACF is once softened and crushed. And the first terminals 115t and 116t are in conductive contact with the conductive particles 124a interposed therebetween, and then the thermosetting resin is cured by heating of the mounting head, whereby a circuit is formed on the electro-optical panel 110. The device 120 is adhesively fixed.

次に、電気光学パネル110上に配線基板(FPC)130を実装する(基板実装工程S7)。この場合にもACF134を介して上記と同様の熱圧着法によって実装を行う。その後、実装検査2として、上記検査用端子140gと140hの間の電気抵抗を測定する(基板実装検査工程S8)。この場合にも、当該電気抵抗が基準抵抗値より高ければ、導電接続部のいずれかに不良があることがわかる。この場合には、通常、配線基板130を一旦除去してから実装をやり直すが、パネルを廃棄しても構わない。   Next, a wiring board (FPC) 130 is mounted on the electro-optical panel 110 (board mounting step S7). Even in this case, mounting is performed by the same thermocompression bonding method as described above via the ACF 134. Thereafter, as mounting inspection 2, the electrical resistance between the inspection terminals 140g and 140h is measured (board mounting inspection step S8). Also in this case, if the electric resistance is higher than the reference resistance value, it can be understood that any of the conductive connection portions has a defect. In this case, normally, the wiring board 130 is once removed and then mounted again, but the panel may be discarded.

その後、配線基板130を介して所定の表示信号を印加することで、パネルの表示検査を実施し(S9)、問題がなければ、基板張出部111T上の実装範囲にシリコ−ン樹脂等によりモールドすることで封止を行う(S10)。   Thereafter, a predetermined display signal is applied through the wiring board 130 to perform display inspection of the panel (S9). If there is no problem, the mounting area on the board extension 111T is made of silicon resin or the like. Sealing is performed by molding (S10).

なお、上記方法においては、配線基板(FPC)130の実装(基板実装工程S7)の前に、電気光学パネル110上に回路装置120が実装された状態で、当該実装状態を検査する実装検査1(回路実装検査工程S6)を行ってもよい。この実装検査1では、例えば、配線116の通常の第2端子116s間を電気的に測定することで検査を行ってもよく、或いは、図3及び図4に示す第1実施形態であれば、ダミー第2端子116s′とダミー第2端子116″の間の電気抵抗値を測定してもよい。ここで、当該電気抵抗値が基準抵抗値より高ければ、導電接続状態が不良であることがわかる。この場合には、当該パネルを廃棄することが通常であるが、回路装置120を実装しなおすことも可能である。   In the above method, the mounting inspection 1 in which the circuit device 120 is mounted on the electro-optical panel 110 before the wiring board (FPC) 130 is mounted (board mounting step S7). (Circuit mounting inspection step S6) may be performed. In the mounting inspection 1, for example, the inspection may be performed by electrically measuring between the normal second terminals 116 s of the wiring 116, or in the first embodiment shown in FIGS. 3 and 4, The electrical resistance value between the dummy second terminal 116s ′ and the dummy second terminal 116 ″ may be measured. Here, if the electrical resistance value is higher than the reference resistance value, the conductive connection state may be defective. In this case, the panel is usually discarded, but the circuit device 120 can be remounted.

[電子機器]
最後に、上記各実施形態の電気光学装置100を搭載した電子機器について説明する。図9は、本発明に係る電子機器の一実施形態である携帯電話機を示している。ここに示す携帯電話機200は、複数の操作ボタン、送話口などを備えた操作部201と、受話口などを備えた表示部202とを有し、表示部202の内部に上記の電気光学装置100が組み込まれてなる。そして表示部202の表面(内面)上において電気光学装置100の表示領域を視認することができるようになっている。この場合、携帯電話機200の内部には、上記電気光学装置100を制御する後述する表示制御回路が設けられる。この表示制御回路は、電気光学パネル110を駆動する公知の駆動回路に対して所定の制御信号を送り、電気光学装置100の表示態様を決定する。
[Electronics]
Finally, an electronic apparatus in which the electro-optical device 100 of each of the above embodiments is mounted will be described. FIG. 9 shows a mobile phone which is an embodiment of an electronic apparatus according to the present invention. A cellular phone 200 shown here includes an operation unit 201 having a plurality of operation buttons, a mouthpiece, and the like, and a display unit 202 having a mouthpiece, and the above-described electro-optical device is provided inside the display unit 202. 100 is incorporated. The display area of the electro-optical device 100 can be viewed on the surface (inner surface) of the display unit 202. In this case, a display control circuit, which will be described later, for controlling the electro-optical device 100 is provided inside the mobile phone 200. The display control circuit sends a predetermined control signal to a known drive circuit that drives the electro-optical panel 110 to determine the display mode of the electro-optical device 100.

図10は電子機器における電気光学装置100に対する制御系(表示制御系)の全体構成を示す概略構成図である。ここに示す電子機器(上記携帯電話機200)は、表示情報出力源291と、表示情報処理回路292と、電源回路293と、タイミングジェネレータ294と、バックライト150への電力供給を行う光源制御回路295とを含む表示制御回路290を有する。また、電気光学装置100には、上述の構成を有する液晶表示体である電気光学パネル110と、この電気光学パネル110を駆動する駆動回路150と、電気光学パネル110を照明するバックライト160とが設けられている。この駆動回路150は、電気光学パネル110に直接実装されている上記回路装置120内に構成される。   FIG. 10 is a schematic configuration diagram showing an overall configuration of a control system (display control system) for the electro-optical device 100 in the electronic apparatus. The electronic device (the mobile phone 200) shown here includes a display information output source 291, a display information processing circuit 292, a power supply circuit 293, a timing generator 294, and a light source control circuit 295 that supplies power to the backlight 150. A display control circuit 290 including The electro-optical device 100 includes an electro-optical panel 110 that is a liquid crystal display having the above-described configuration, a drive circuit 150 that drives the electro-optical panel 110, and a backlight 160 that illuminates the electro-optical panel 110. Is provided. The drive circuit 150 is configured in the circuit device 120 that is directly mounted on the electro-optical panel 110.

表示情報出力源291は、ROM(Read Only Memory)やRAM(Random Access Memory)等からなるメモリと、磁気記録ディスクや光記録ディスク等からなるストレージユニットと、デジタル画像信号を同調出力する同調回路とを備え、タイミングジェネレータ294によって生成された各種のクロック信号に基づいて、所定フォーマットの画像信号等の形で表示情報を表示情報処理回路292に供給するように構成されている。   The display information output source 291 includes a memory such as a ROM (Read Only Memory) or a RAM (Random Access Memory), a storage unit such as a magnetic recording disk or an optical recording disk, and a tuning circuit that tunes and outputs a digital image signal. The display information is supplied to the display information processing circuit 292 in the form of an image signal or the like of a predetermined format based on various clock signals generated by the timing generator 294.

表示情報処理回路292は、シリアル−パラレル変換回路、増幅・反転回路、ローテーション回路、ガンマ補正回路、クランプ回路等の周知の各種回路を備え、入力した表示情報の処理を実行して、その画像情報をクロック信号CLKと共に駆動回路150へ供給する。駆動回路150は、走査線駆動回路、信号線駆動回路及び検査回路を含む。また、電源回路293は、上述の各構成要素にそれぞれ所定の電圧を供給する。   The display information processing circuit 292 includes various known circuits such as a serial-parallel conversion circuit, an amplification / inversion circuit, a rotation circuit, a gamma correction circuit, and a clamp circuit, and executes processing of input display information to obtain image information. Are supplied to the drive circuit 150 together with the clock signal CLK. The drive circuit 150 includes a scanning line drive circuit, a signal line drive circuit, and an inspection circuit. The power supply circuit 293 supplies a predetermined voltage to each of the above-described components.

光源制御回路295は、電源回路293から供給される電圧に基づいてバックライト160の光源に電力を供給し、所定の制御信号に基づいて光源の点灯の有無及びその輝度等を制御するようになっている。   The light source control circuit 295 supplies power to the light source of the backlight 160 based on the voltage supplied from the power supply circuit 293, and controls whether or not the light source is turned on and its brightness based on a predetermined control signal. ing.

また、本発明に係る電子機器としては、図9に示す携帯電話機の他に、液晶テレビ、カーナビゲーション装置、電子手帳、電卓、ワークステーション、テレビ電話、POS端末機などが挙げられる。そして、これらの各種電子機器の表示部として本発明に係る液晶表示装置を用いることができる。ただし、本発明は電気光学装置100の小型化を妨げないという特徴を有するため、特に、携帯電話、電子時計、携帯型情報端末などといった携帯型電子機器に用いる場合に有効である。   In addition to the mobile phone shown in FIG. 9, examples of the electronic apparatus according to the present invention include a liquid crystal television, a car navigation device, an electronic notebook, a calculator, a workstation, a videophone, and a POS terminal. And the liquid crystal display device which concerns on this invention can be used as a display part of these various electronic devices. However, since the present invention has a feature that does not hinder downsizing of the electro-optical device 100, it is particularly effective when used in portable electronic devices such as a mobile phone, an electronic timepiece, and a portable information terminal.

尚、本発明は、上述の図示例にのみ限定されるものではなく、本発明の要旨を逸脱しない範囲内において種々変更を加え得ることは勿論である。例えば、本実施形態においては、液晶表示パネルを備えた液晶表示装置について説明したが、本発明は、液晶表示装置に限らず、有機ルミネッセンス表示装置、フィールドエミッション表示装置、プラズマディスプレイ表示装置、電気泳動表示装置などの電気光学パネルを含む他の電気光学装置であっても構わない。   Note that the present invention is not limited to the illustrated examples described above, and various modifications can be made without departing from the scope of the present invention. For example, in the present embodiment, a liquid crystal display device including a liquid crystal display panel has been described. However, the present invention is not limited to a liquid crystal display device, and an organic luminescence display device, a field emission display device, a plasma display display device, an electrophoresis, and the like. Other electro-optical devices including an electro-optical panel such as a display device may be used.

第1実施形態の電気光学装置の全体構成を模式的に示す概略平面図。1 is a schematic plan view schematically showing the overall configuration of an electro-optical device according to a first embodiment. 第1実施形態の実装範囲の拡大部分縦断面図。The expanded partial longitudinal cross-sectional view of the mounting range of 1st Embodiment. 第1実施形態の実装範囲の拡大部分平面図。The expansion partial top view of the mounting range of 1st Embodiment. 第1実施形態の実装範囲の両端部の拡大部分断面図。The expanded partial sectional view of the both ends of the mounting range of a 1st embodiment. 第2実施形態の実装範囲の両端部の拡大部分平面図。The expansion partial top view of the both ends of the mounting range of 2nd Embodiment. 第3実施形態の実装範囲の両端部の拡大部分平面図。The expansion partial top view of the both ends of the mounting range of 3rd Embodiment. 第4実施形態の実装範囲の両端部の拡大部分平面図。The expansion partial top view of the both ends of the mounting range of 4th Embodiment. 実施形態の検査方法を含む製造プロセスの工程図。Process drawing of the manufacturing process containing the inspection method of embodiment. 電子機器の外観を示す概略斜視図。The schematic perspective view which shows the external appearance of an electronic device. 電子機器の表示制御系の概略構成図。The schematic block diagram of the display control system of an electronic device.

符号の説明Explanation of symbols

100…電気光学装置、110…電気光学パネル、111、112…パネル基板、111T…基板張出部、115、116…配線、115t、116t…第1端子、115t′、116t′…ダミー第1端子、116s…第2端子、116s′…ダミー第2端子、120…回路装置、122,123…回路側端子、122′、123′…ダミー回路側端子、130…配線基板、132…配線、132s…基板側端子、132s′、132s″…ダミー基板側端子、140…検査用配線パターン、140a、140b、140c、140e、140f…配線部、140g、140h…検査用端子 DESCRIPTION OF SYMBOLS 100 ... Electro-optical apparatus, 110 ... Electro-optical panel, 111, 112 ... Panel board | substrate, 111T ... Board | substrate extension part, 115, 116 ... Wiring, 115t, 116t ... 1st terminal, 115t ', 116t' ... Dummy 1st terminal 116s ... second terminal, 116s' ... dummy second terminal, 120 ... circuit device, 122,123 ... circuit side terminal, 122 ', 123' ... dummy circuit side terminal, 130 ... wiring board, 132 ... wiring, 132s ... Board side terminals, 132s', 132s "... dummy board side terminals, 140 ... inspection wiring patterns, 140a, 140b, 140c, 140e, 140f ... wiring portions, 140g, 140h ... inspection terminals

Claims (4)

複数の第1端子及び複数の第2端子を備えた電気光学パネルと、
該電気光学パネルに実装され、前記複数の第1端子のそれぞれに導電接続される複数の回路側端子を備える回路装置と、
前記電気光学パネルに実装され、前記複数の第2端子のそれぞれに導電接続される複数の基板側端子を備える配線基板と、
を具備する電気光学装置において、
前記複数の回路側端子には、前記回路装置内に設けられた配線部によって電気的に接続された2つの回路側端子が含まれており、
前記2つの回路側端子の一方の回路側端子は、前記複数の第1端子のうちの所定の第1端子に導電接続されたのちに、前記電気光学パネルに備えられた第1の配線パターンによって導出され、
前記2つの回路側端子の他方の回路側端子は、前記複数の第1端子のうちの他の所定の第1端子に導電接続されたのちに、前記電気光学パネルに備えられた第2の配線パターンによって前記複数の第2端子のうちの所定の第2端子に接続されて、前記複数の基板側端子のうちの所定の基板側端子と導電接続されており、
前記第1の配線パターンと前記所定の基板側端子との間を直列に通過する導電経路を構成しており、該導電経路の前記第1の配線パターンの側に第1検査用端子が備えられ、該導電経路の前記所定の基板側端子の側に第2検査用端子が備えられており、
前記第1の配線パターンは、前記所定の第2端子の外側に配置された他の所定の第2端子に接続されて、前記複数の基板側端子のうちの他の所定の基板側端子と導電接続されることによって、前記配線基板に設けられた前記第1検査用端子に接続されており、
前記導電経路における前記所定の基板側端子の側の前記第2検査用端子は、前記所定の基板側端子と電気的に接続されて前記配線基板に設けられていることを特徴とする電気光学装置。
An electro-optical panel having a plurality of first terminals and a plurality of second terminals;
A circuit device that is mounted on the electro-optical panel and includes a plurality of circuit-side terminals that are conductively connected to each of the plurality of first terminals;
A wiring board that is mounted on the electro-optical panel and includes a plurality of board-side terminals that are conductively connected to each of the plurality of second terminals;
In an electro-optical device comprising:
The plurality of circuit side terminals include two circuit side terminals electrically connected by a wiring portion provided in the circuit device,
One circuit side terminal of the two circuit side terminals is conductively connected to a predetermined first terminal of the plurality of first terminals, and then is connected to a first wiring pattern provided in the electro-optical panel. Derived,
The other circuit side terminal of the two circuit side terminals is conductively connected to another predetermined first terminal of the plurality of first terminals, and then a second wiring provided in the electro-optical panel Connected to a predetermined second terminal of the plurality of second terminals by a pattern, and conductively connected to a predetermined substrate side terminal of the plurality of substrate side terminals,
A conductive path passing in series between the first wiring pattern and the predetermined substrate side terminal is configured, and a first inspection terminal is provided on the first wiring pattern side of the conductive path. , A second inspection terminal is provided on the side of the predetermined substrate side terminal of the conductive path ,
The first wiring pattern is connected to another predetermined second terminal arranged outside the predetermined second terminal, and is electrically connected to another predetermined substrate side terminal among the plurality of substrate side terminals. By being connected, it is connected to the first inspection terminal provided on the wiring board,
The electro-optical device , wherein the second inspection terminal on the conductive substrate side of the predetermined substrate side terminal is provided on the wiring substrate in electrical connection with the predetermined substrate side terminal. .
複数の第1端子及び複数の第2端子を備えた電気光学パネルと、An electro-optical panel having a plurality of first terminals and a plurality of second terminals;
該電気光学パネルに実装され、前記複数の第1端子のそれぞれに導電接続される複数の回路側端子を備える回路装置と、A circuit device that is mounted on the electro-optical panel and includes a plurality of circuit-side terminals that are conductively connected to each of the plurality of first terminals;
前記電気光学パネルに実装され、前記複数の第2端子のそれぞれに導電接続される複数の基板側端子を備える配線基板と、A wiring board that is mounted on the electro-optical panel and includes a plurality of board-side terminals that are conductively connected to each of the plurality of second terminals;
を具備する電気光学装置において、In an electro-optical device comprising:
前記複数の回路側端子には、前記回路装置内に設けられた配線部によって電気的に接続された2つの回路側端子が含まれており、The plurality of circuit side terminals include two circuit side terminals electrically connected by a wiring portion provided in the circuit device,
前記2つの回路側端子の一方の回路側端子は、前記複数の第1端子のうちの所定の第1端子に導電接続されたのちに、前記電気光学パネルに備えられた第1の配線パターンによって導出され、One circuit side terminal of the two circuit side terminals is conductively connected to a predetermined first terminal of the plurality of first terminals, and then is connected to a first wiring pattern provided in the electro-optical panel. Derived,
前記2つの回路側端子の他方の回路側端子は、前記複数の第1端子のうちの他の所定の第1端子に導電接続されたのちに、前記電気光学パネルに備えられた第2の配線パターンによって前記複数の第2端子のうちの所定の第2端子に接続されて、前記複数の基板側端子のうちの所定の基板側端子と導電接続されており、The other circuit side terminal of the two circuit side terminals is conductively connected to another predetermined first terminal of the plurality of first terminals, and then a second wiring provided in the electro-optical panel Connected to a predetermined second terminal of the plurality of second terminals by a pattern, and conductively connected to a predetermined substrate side terminal of the plurality of substrate side terminals,
前記第1の配線パターンと前記所定の基板側端子との間を直列に通過する導電経路を構成しており、該導電経路の前記第1の配線パターンの側に第1検査用端子が備えられ、該導電経路の前記所定の基板側端子の側に第2検査用端子が備えられており、A conductive path passing in series between the first wiring pattern and the predetermined substrate side terminal is configured, and a first inspection terminal is provided on the first wiring pattern side of the conductive path. , A second inspection terminal is provided on the side of the predetermined substrate side terminal of the conductive path,
前記導電経路における前記第1の配線パターンの側の前記第1検査用端子は、前記電気光学パネルに設けられ、The first inspection terminal on the side of the first wiring pattern in the conductive path is provided on the electro-optical panel;
前記導電経路における前記所定の基板側端子の側の前記第2検査用端子は、前記所定の基板側端子と電気的に接続されて前記配線基板に設けられていることを特徴とする電気光学装置。The electro-optical device, wherein the second inspection terminal on the conductive substrate side of the predetermined substrate side terminal is provided on the wiring substrate in electrical connection with the predetermined substrate side terminal. .
複数の前記第1端子、複数の前記第2端子、複数の前記回路側端子及び複数の前記基板側端子がそれぞれ所定方向に配列されてなる配列端子群を構成し、
前記導電経路を構成する前記第1端子、前記第2端子、前記回路側端子及び前記基板側端子は、それぞれの前記配列端子群の両端部の少なくともどちらか一方に設けられていることを特徴とする請求項1又は2に記載の電気光学装置。
A plurality of the first terminals, a plurality of the second terminals, a plurality of the circuit side terminals, and a plurality of the substrate side terminals are each configured as an array terminal group arranged in a predetermined direction,
The first terminal, the second terminal, the circuit side terminal, and the board side terminal constituting the conductive path are provided at at least one of both end portions of the array terminal group. The electro-optical device according to claim 1 .
請求項1乃至のいずれか一項に記載の電気光学装置と、該電気光学装置の制御手段とを具備することを特徴とする電子機器。 An electronic apparatus with the electro-optical device according to any one of claims 1 to 3, characterized in that it comprises a control means of the electro-optical device.
JP2008070790A 2008-03-19 2008-03-19 Electro-optical device and electronic apparatus Active JP5239428B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2008070790A JP5239428B2 (en) 2008-03-19 2008-03-19 Electro-optical device and electronic apparatus

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2008070790A JP5239428B2 (en) 2008-03-19 2008-03-19 Electro-optical device and electronic apparatus

Publications (2)

Publication Number Publication Date
JP2009223265A JP2009223265A (en) 2009-10-01
JP5239428B2 true JP5239428B2 (en) 2013-07-17

Family

ID=41240062

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2008070790A Active JP5239428B2 (en) 2008-03-19 2008-03-19 Electro-optical device and electronic apparatus

Country Status (1)

Country Link
JP (1) JP5239428B2 (en)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2009282285A (en) * 2008-05-22 2009-12-03 Mitsubishi Electric Corp Image display device and mounting inspection method thereof
JP2012226058A (en) * 2011-04-18 2012-11-15 Japan Display East Co Ltd Display device
JP2013182128A (en) * 2012-03-01 2013-09-12 Sharp Corp Display device
WO2014046099A1 (en) * 2012-09-24 2014-03-27 シャープ株式会社 Image display apparatus and mounting inspection method for same
JP5797805B2 (en) * 2014-04-23 2015-10-21 株式会社ジャパンディスプレイ Display device
JP6594246B2 (en) 2016-03-31 2019-10-23 株式会社ジャパンディスプレイ Display device
WO2018235729A1 (en) * 2017-06-22 2018-12-27 シャープ株式会社 Drive circuit, active matrix substrate, and display device
KR102426607B1 (en) 2017-08-28 2022-07-28 삼성디스플레이 주식회사 Display device

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH06250199A (en) * 1993-02-23 1994-09-09 Sharp Corp Display device
JP3833124B2 (en) * 2002-02-19 2006-10-11 セイコーインスツル株式会社 Display device
JP2006163012A (en) * 2004-12-08 2006-06-22 Sharp Corp Display panel, display apparatus using the same and method for manufacturing display panel

Also Published As

Publication number Publication date
JP2009223265A (en) 2009-10-01

Similar Documents

Publication Publication Date Title
JP5239428B2 (en) Electro-optical device and electronic apparatus
CN107195249B (en) Display device
US8467028B2 (en) Electro-optical device and electronic apparatus
KR100739924B1 (en) Mounting structure, mounting substrate, electro-optical device, and electronic apparatus
KR101730847B1 (en) chip on film and liquid crystal display device module including the same
JP2012226058A (en) Display device
US8013334B2 (en) Bonding structure of circuit substrate for instant circuit inspecting
US20070052344A1 (en) Flat panel display device and method of correcting bonding misalignment of driver IC and flat panel display
KR100640208B1 (en) Bump structure for testing tft-lcd
WO2014046099A1 (en) Image display apparatus and mounting inspection method for same
JP4193453B2 (en) Electronic component mounting substrate, electro-optical device, electronic component mounting substrate manufacturing method, electro-optical device manufacturing method, and electronic apparatus
JP2009047877A (en) Chip-on glass type display module and its mounting inspection method
US20070235888A1 (en) Film type package and display apparatus having the same
KR20130011403A (en) Flexible circuit board
JP2002217237A (en) Planar display device
KR19980015037A (en) Liquid crystal display (LCD) panel having inspection common line and common pad, inspection method of liquid crystal display panel, and manufacturing method of liquid crystal display module
JP2000214477A (en) Liquid crystal display device and production thereof
KR100954329B1 (en) Liquid Crystal Display Device
KR100806910B1 (en) liquid crystal device and method for measuring bonding state in manufacturing the liquid crystal device
KR20110109027A (en) Flat panel display device and manufacturing method the same
JP2007067197A (en) Connecting structure for driving circuit element
JP2006278388A (en) Packaging structure, electro-optical device, and electronic apparatus
JP2005251930A (en) Mounting structure, inspection method, electro-optical device, manufacturing method thereof, and electronic apparatus
JP2005167274A (en) Semiconductor device, method for manufacturing same, and liquid crystal display device
KR20060012164A (en) Display apparatus and method for testing the same

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20100113

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20100716

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20120208

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20120214

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20120416

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20121120

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20121127

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20130305

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20130318

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20160412

Year of fee payment: 3

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

Ref document number: 5239428

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250