JP5238491B2 - 送信基底帯域におけるｄｃオフセット補正のためのシステム及び方法 - Google Patents

送信基底帯域におけるｄｃオフセット補正のためのシステム及び方法 Download PDF

Info

Publication number
JP5238491B2
JP5238491B2 JP2008504186A JP2008504186A JP5238491B2 JP 5238491 B2 JP5238491 B2 JP 5238491B2 JP 2008504186 A JP2008504186 A JP 2008504186A JP 2008504186 A JP2008504186 A JP 2008504186A JP 5238491 B2 JP5238491 B2 JP 5238491B2
Authority
JP
Japan
Prior art keywords
offset
path
signal
feedback
transmission path
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2008504186A
Other languages
English (en)
Japanese (ja)
Other versions
JP2008535388A (ja
JP2008535388A5 (enExample
Inventor
ラーマン、マヒブール
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Apple Inc
Original Assignee
Apple Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Apple Inc filed Critical Apple Inc
Publication of JP2008535388A publication Critical patent/JP2008535388A/ja
Publication of JP2008535388A5 publication Critical patent/JP2008535388A5/ja
Application granted granted Critical
Publication of JP5238491B2 publication Critical patent/JP5238491B2/ja
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04B—TRANSMISSION
    • H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
    • H04B1/02—Transmitters
    • H04B1/04—Circuits
    • H04B1/0475—Circuits with means for limiting noise, interference or distortion

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Transmitters (AREA)
  • Transceivers (AREA)
JP2008504186A 2005-04-01 2006-03-24 送信基底帯域におけるｄｃオフセット補正のためのシステム及び方法 Expired - Fee Related JP5238491B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US11/096,520 US7369820B2 (en) 2005-04-01 2005-04-01 System and method for DC offset correction in transmit baseband
US11/096,520 2005-04-01
PCT/US2006/010739 WO2006107614A2 (en) 2005-04-01 2006-03-24 System and method for dc offset correction in transmit baseband

Publications (3)

Publication Number Publication Date
JP2008535388A JP2008535388A (ja) 2008-08-28
JP2008535388A5 JP2008535388A5 (enExample) 2009-05-14
JP5238491B2 true JP5238491B2 (ja) 2013-07-17

Family

ID=37071200

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2008504186A Expired - Fee Related JP5238491B2 (ja) 2005-04-01 2006-03-24 送信基底帯域におけるｄｃオフセット補正のためのシステム及び方法

Country Status (4)

Country Link
US (1) US7369820B2 (enExample)
EP (1) EP1869785B1 (enExample)
JP (1) JP5238491B2 (enExample)
WO (1) WO2006107614A2 (enExample)

Families Citing this family (36)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
RU2005101209A (ru) * 2002-06-20 2005-08-27 Квэлкомм Инкорпорейтед (US) Смещения по постоянному току в системах связи
US8559559B2 (en) * 2002-06-20 2013-10-15 Qualcomm, Incorporated Method and apparatus for compensating DC offsets in communication systems
DE602005016387D1 (de) * 2004-04-13 2009-10-15 Maxlinear Inc Doppel-umsetzungsempfänger mit programmierbarer zwischenfrequenz und kanalauswahl
CA2583654C (en) * 2004-10-12 2015-02-17 Maxlinear, Inc. A receiver architecture with digitally generated intermediate frequency
JP2008516537A (ja) * 2004-10-12 2008-05-15 マックスリニアー，インコーポレイティド アップコンバージョンと、これに後続するダイレクトダウンコンバージョンを使用するハイブリッド受信機アーキテクチャ
ATE543262T1 (de) * 2004-12-10 2012-02-15 Maxlinear Inc Empfängerarchitektur und mischer mit oberwellenunterdrückung
KR100735366B1 (ko) * 2005-08-23 2007-07-04 삼성전자주식회사 무선 송수신장치에서 자가 보상장치 및 방법
US8036622B2 (en) * 2005-09-28 2011-10-11 Qualcomm, Incorporated DC offset cancellation circuit for a receiver
KR100860670B1 (ko) * 2005-10-20 2008-09-26 삼성전자주식회사 무선 송수신장치에서 자가 보상방법
TWI311244B (en) * 2006-04-07 2009-06-21 Hon Hai Prec Ind Co Ltd System for cancelling dc offset
US7675983B2 (en) * 2006-04-14 2010-03-09 Freescale Semiconductor, Inc. Mitigation of DC distortion in OFDM receivers
KR101160729B1 (ko) 2006-10-24 2012-06-28 노키아 코포레이션 무선 송신을 통한 방송 방법, 무선 방송 제어 방법, 컴퓨터 판독가능 매체, 전자 장치, 방송 수단 및 방송 제어 수단
US7856048B1 (en) * 2006-11-20 2010-12-21 Marvell International, Ltd. On-chip IQ imbalance and LO leakage calibration for transceivers
US8189707B1 (en) 2007-05-09 2012-05-29 Rf Micro Devices, Inc. DC offset correction of a radio frequency receiver used with a continuous transmission radio frequency signal
KR20100081996A (ko) 2007-10-01 2010-07-15 맥스리니어 인코포레이티드 Ｉ／ｑ 교정 기법
EP2760136B1 (en) 2008-02-28 2018-05-09 Peregrine Semiconductor Corporation Method and apparatus for use in digitally tuning a capacitor in an integrated circuit device
US8625539B2 (en) * 2008-10-08 2014-01-07 Blackberry Limited Method and system for supplemental channel request messages in a wireless network
US8073406B2 (en) * 2008-12-16 2011-12-06 Mediatek Inc. Amplitude modulation circuit in polar transmitter and method for calibrating amplitude offset in polar transmitter
KR20110036371A (ko) * 2009-10-01 2011-04-07 삼성전자주식회사 오디오 증폭기
JP4802283B2 (ja) * 2010-01-08 2011-10-26 株式会社エヌ・ティ・ティ・ドコモ 無線通信装置及び無線通信方法
US9130642B2 (en) * 2010-03-18 2015-09-08 Mediatek Inc. Frequency-selective circuit with mixer module implemented for controlling frequency response, and related signal processing apparatus and method
WO2014000217A1 (en) * 2012-06-28 2014-01-03 St-Ericsson Sa Method, device, receiver, computer program and storage media for removing direct current
TWI473443B (zh) * 2012-07-12 2015-02-11 Issc Technologies Corp 具有補償直流偏移之直接轉換收發器與其操作方法
US10763977B2 (en) * 2015-03-09 2020-09-01 Sony Corporation Device and method for determining a DC component
US9780889B1 (en) * 2016-03-25 2017-10-03 QUALCOMM Incorporaeted Techniques for RF transceiver self-calibration
DE102016110344A1 (de) * 2016-06-03 2017-12-07 Infineon Technologies Ag Rf-empfänger mit eingebauter selbsttestfunktion
CN109923781B (zh) * 2016-11-02 2023-05-30 派赛公司 使用复制电路的失配检测
US10591627B2 (en) * 2016-11-08 2020-03-17 Frederick Energy Products, Llc Managing vehicle movement in aisles by use of magnetic vectors
US10305433B2 (en) 2017-02-28 2019-05-28 Psemi Corporation Power amplifier self-heating compensation circuit
US10056874B1 (en) 2017-02-28 2018-08-21 Psemi Corporation Power amplifier self-heating compensation circuit
JP2019114906A (ja) * 2017-12-22 2019-07-11 ルネサスエレクトロニクス株式会社 半導体装置及び半導体システム
CN114063699B (zh) * 2020-07-31 2022-11-25 星宸科技股份有限公司 直流失调校准系统及其方法
US11431379B1 (en) * 2021-03-31 2022-08-30 Teradyne, Inc. Front-end module
US11894866B2 (en) 2022-03-09 2024-02-06 Apple Inc. Split input amplifier for protection from DC offset
TWI839001B (zh) 2022-12-05 2024-04-11 立積電子股份有限公司 直流偏移校正裝置及其直流偏移校正方法
US12494853B2 (en) * 2022-12-19 2025-12-09 Nxp Usa, Inc. Polar transmitter calibration

Family Cites Families (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02294120A (ja) * 1989-05-09 1990-12-05 Sony Corp デジタル信号のｄｃオフセット除去回路
US5584059A (en) 1993-06-30 1996-12-10 Motorola, Inc. DC offset reduction in a zero-if transmitter
US5675287A (en) 1996-02-12 1997-10-07 Motorola, Inc. Digital DC correction circuit for a linear transmitter
US6385238B1 (en) * 1997-12-03 2002-05-07 Kabushiki Kaisha Toshiba Adaptive equalization and baseline wander correction circuit
US6434204B1 (en) 1999-03-04 2002-08-13 Lucent Technologies Inc. Method and system for DC offset correction of a quadrature modulated RF signal
US6356217B1 (en) * 2000-02-29 2002-03-12 Motorola, Inc. Enhanced DC offset correction through bandwidth and clock speed selection
US6606483B1 (en) * 2000-10-10 2003-08-12 Motorola, Inc. Dual open and closed loop linear transmitter
US6407630B1 (en) * 2001-01-04 2002-06-18 Silicon Integrated Systems Corporation DC offset cancelling circuit applied in a variable gain amplifier
US6560447B2 (en) * 2001-03-05 2003-05-06 Motorola, Inc. DC offset correction scheme for wireless receivers
JP2002319989A (ja) * 2001-04-19 2002-10-31 Matsushita Electric Ind Co Ltd Ｄｃオフセット・位相補正装置及び無線通信装置
CN100394207C (zh) * 2001-04-30 2008-06-11 诚信系统公司 用于波形采集的开环
US6941121B2 (en) * 2001-05-18 2005-09-06 Rf Micro Devices, Inc. Method for calibrating a DC offset cancellation level for direct conversion receivers
US7313198B2 (en) * 2002-03-12 2007-12-25 Motorola Inc. Self calibrating transmit path correction system
US7079595B2 (en) * 2002-04-29 2006-07-18 Broadcom Corporation Radio receiver having direct DC offset compensation
JP2005020119A (ja) * 2003-06-24 2005-01-20 Renesas Technology Corp 通信用半導体集積回路および無線通信システム並びにゲインおよびオフセットの調整方法
US20050020217A1 (en) * 2003-07-23 2005-01-27 Ramin Khoini-Poorfard Communication terminal with low carrier feedthrough and communication system using such a terminal
US7593707B2 (en) * 2004-11-01 2009-09-22 Broadcom Corp. Method and system for compensation of DC offset in an RF receiver
US7274232B2 (en) * 2005-03-17 2007-09-25 Realtek Semiconductor Corp. Variable delay clock synthesizer

Also Published As

Publication number Publication date
JP2008535388A (ja) 2008-08-28
EP1869785B1 (en) 2014-12-10
US7369820B2 (en) 2008-05-06
WO2006107614A3 (en) 2007-11-08
EP1869785A2 (en) 2007-12-26
US20060223457A1 (en) 2006-10-05
WO2006107614A2 (en) 2006-10-12
EP1869785A4 (en) 2013-01-23

Similar Documents

Publication Publication Date Title
JP5238491B2 (ja) 送信基底帯域におけるｄｃオフセット補正のためのシステム及び方法
JP5600325B2 (ja) 受信機の直交位相信号経路における自動利得制御を管理するための回路、システム、および方法
JP5274747B2 (ja) 通信装置のための利得制御
JP4327848B2 (ja) 送信機により生成された無線通信信号などの振幅および位相特性の調整
CN101364968A (zh) 使用卡笛尔环的无线电发射机
TWI513248B (zh) 補償同相正交不匹配的方法與裝置
WO2011076025A1 (zh) 多载波闭环功率控制装置及方法
US20100237949A1 (en) Method and system for enhancing efficiency by modulating power amplifier gain
US7496163B2 (en) AGC system, AGC method, and receiver using the AGC system
JP5441817B2 (ja) 送信回路及び送信方法
JP2004007083A (ja) 送信装置
JP5175624B2 (ja) カーテシアンループを用いた無線送信装置
KR101008614B1 (ko) 수신기에서의 자동 이득 제어 장치
JP2006527533A (ja) 増幅器の位相オフセットを補償する方法およびシステム
KR20050063841A (ko) 주파수 직접변환 방식 수신기의 부정합 보상 장치 및 방법

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20090324

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20090324

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20110325

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20110405

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A821

Effective date: 20110701

A601 Written request for extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A601

Effective date: 20110701

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A821

Effective date: 20110701

A711 Notification of change in applicant

Free format text: JAPANESE INTERMEDIATE CODE: A711

Effective date: 20110722

A602 Written permission of extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A602

Effective date: 20110801

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20111005

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20111209

A601 Written request for extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A601

Effective date: 20120309

A602 Written permission of extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A602

Effective date: 20120316

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20120611

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20120928

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20130128

A911 Transfer to examiner for re-examination before appeal (zenchi)

Free format text: JAPANESE INTERMEDIATE CODE: A911

Effective date: 20130207

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20130301

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20130401

R150 Certificate of patent or registration of utility model

Ref document number: 5238491

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20160405

Year of fee payment: 3

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

LAPS Cancellation because of no payment of annual fees