JP5034797B2 - シリアルインターフェース回路及び電子機器 - Google Patents

シリアルインターフェース回路及び電子機器 Download PDF

Info

Publication number
JP5034797B2
JP5034797B2 JP2007232502A JP2007232502A JP5034797B2 JP 5034797 B2 JP5034797 B2 JP 5034797B2 JP 2007232502 A JP2007232502 A JP 2007232502A JP 2007232502 A JP2007232502 A JP 2007232502A JP 5034797 B2 JP5034797 B2 JP 5034797B2
Authority
JP
Japan
Prior art keywords
circuit
data
serial
clock
output
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2007232502A
Other languages
English (en)
Japanese (ja)
Other versions
JP2009065508A (ja
JP2009065508A5 (enrdf_load_stackoverflow
Inventor
岳美 米澤
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Seiko Epson Corp
Original Assignee
Seiko Epson Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Seiko Epson Corp filed Critical Seiko Epson Corp
Priority to JP2007232502A priority Critical patent/JP5034797B2/ja
Publication of JP2009065508A publication Critical patent/JP2009065508A/ja
Publication of JP2009065508A5 publication Critical patent/JP2009065508A5/ja
Application granted granted Critical
Publication of JP5034797B2 publication Critical patent/JP5034797B2/ja
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)
  • Controls And Circuits For Display Device (AREA)
  • Electronic Switches (AREA)
  • Dc Digital Transmission (AREA)
JP2007232502A 2007-09-07 2007-09-07 シリアルインターフェース回路及び電子機器 Expired - Fee Related JP5034797B2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2007232502A JP5034797B2 (ja) 2007-09-07 2007-09-07 シリアルインターフェース回路及び電子機器

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2007232502A JP5034797B2 (ja) 2007-09-07 2007-09-07 シリアルインターフェース回路及び電子機器

Publications (3)

Publication Number Publication Date
JP2009065508A JP2009065508A (ja) 2009-03-26
JP2009065508A5 JP2009065508A5 (enrdf_load_stackoverflow) 2010-10-21
JP5034797B2 true JP5034797B2 (ja) 2012-09-26

Family

ID=40559673

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2007232502A Expired - Fee Related JP5034797B2 (ja) 2007-09-07 2007-09-07 シリアルインターフェース回路及び電子機器

Country Status (1)

Country Link
JP (1) JP5034797B2 (enrdf_load_stackoverflow)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2010282015A (ja) * 2009-06-04 2010-12-16 Funai Electric Co Ltd 表示装置
JP5743427B2 (ja) * 2010-05-14 2015-07-01 キヤノン株式会社 プリント配線板及び記録ヘッド
CN101937665B (zh) * 2010-09-28 2013-01-16 天津三星电子有限公司 提高显示器印刷电路板共用化的方法
JP6517651B2 (ja) * 2015-09-29 2019-05-22 ラピスセミコンダクタ株式会社 表示ドライバ

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63121344A (ja) * 1986-11-11 1988-05-25 Toshiba Corp デジタル信号伝送装置
JP2706005B2 (ja) * 1991-07-12 1998-01-28 三菱電機株式会社 並直列／直並列変換装置
JP2000059684A (ja) * 1998-08-13 2000-02-25 Nec Eng Ltd Ｍｔｘスイッチャ制御方式
JP3792408B2 (ja) * 1998-09-01 2006-07-05 セイコーエプソン株式会社 シリアルパラレル変換装置、半導体装置、電子機器及びデータ伝送システム
JP4430491B2 (ja) * 2004-09-09 2010-03-10 株式会社リコー 画像転送装置及び画像形成装置
JP4404074B2 (ja) * 2006-06-30 2010-01-27 ソニー株式会社 固体撮像装置及びデータ伝送方法並びに撮像装置
WO2008026164A2 (en) * 2006-08-29 2008-03-06 Koninklijke Philips Electronics N.V. Method and apparatus for synchronization of a high speed lvds communication
JP2008219813A (ja) * 2007-03-07 2008-09-18 Sharp Corp Ｌｖｄｓ受信装置、ｌｖｄｓ受信方法、ｌｖｄｓデータ伝送システム、および半導体装置

Also Published As

Publication number Publication date
JP2009065508A (ja) 2009-03-26

Similar Documents

Publication Publication Date Title
US8050332B2 (en) System and method for selectively performing single-ended and differential signaling
US7298172B2 (en) Transmitter circuit, receiver circuit, interface circuit, and electronic instrument
US7161378B2 (en) Semiconductor memory device with on die termination circuit
US6396329B1 (en) Method and apparatus for receiving high speed signals with low latency
KR100806465B1 (ko) 데이지 체인형 칩에 있어서 고정된 위상 클록 및 스트로브신호
JP4960833B2 (ja) シングルエンド伝送及び差動伝送の切替えが可能なインタフェース回路
US20170222845A1 (en) Multi-PAM Output Driver with Distortion Compensation
US7868663B2 (en) Receiver circuit for use in a semiconductor integrated circuit
US20170012627A1 (en) Configurable power domain and method
JPH09251336A (ja) 入出力装置
US7535257B2 (en) Receiver circuit, interface circuit, and electronic instrument
JP5034797B2 (ja) シリアルインターフェース回路及び電子機器
JP4324106B2 (ja) データ送受信システム
US8786320B2 (en) Signal input circuit and semiconductor device having the same
US7653758B2 (en) Memory system with memory controller and board comprising a digital buffer wherein input/output data and clock signals are applied in parallel
US20230298644A1 (en) Data sampling circuit and data transmitter circuit
CN100479061C (zh) 用于减低噪声的数据输出驱动器
WO2007032089A1 (ja) コモンモード電圧制御装置
JP3955166B2 (ja) 信号伝送システム、信号伝送方法、および、トランシーバ回路
JP4477372B2 (ja) 信号処理回路
KR100885487B1 (ko) 반도체메모리소자의 입력장치
US8726060B2 (en) Semiconductor integrated circuit for transmitting and receiving data signals in a source-synchronous scheme
US20240163139A1 (en) Apparatus for receiving data from memory
JP5489211B2 (ja) バス回路
Park et al. 3-Gsymbol/s/lane MIPI C-PHY Receiver with Feed-forward Level-dependent Equalization

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20100906

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20100906

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20120518

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20120605

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20120618

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20150713

Year of fee payment: 3

R150 Certificate of patent or registration of utility model

Ref document number: 5034797

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

Free format text: JAPANESE INTERMEDIATE CODE: R150

S531 Written request for registration of change of domicile

Free format text: JAPANESE INTERMEDIATE CODE: R313531

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

LAPS Cancellation because of no payment of annual fees