JP5022322B2 - Inter-chip terminal connection method, circuit board manufactured using the same, and fire detector including the circuit board - Google Patents

Inter-chip terminal connection method, circuit board manufactured using the same, and fire detector including the circuit board Download PDF

Info

Publication number
JP5022322B2
JP5022322B2 JP2008215716A JP2008215716A JP5022322B2 JP 5022322 B2 JP5022322 B2 JP 5022322B2 JP 2008215716 A JP2008215716 A JP 2008215716A JP 2008215716 A JP2008215716 A JP 2008215716A JP 5022322 B2 JP5022322 B2 JP 5022322B2
Authority
JP
Japan
Prior art keywords
chip
optical element
integrated circuit
circuit board
light
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2008215716A
Other languages
Japanese (ja)
Other versions
JP2008294478A (en
Inventor
貞幸 角
充弘 可児
孝昌 酒井
茂成 高見
昭一 岡
尚之 西川
浩司 阪本
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Corp
Panasonic Holdings Corp
Original Assignee
Panasonic Corp
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Panasonic Corp, Matsushita Electric Industrial Co Ltd filed Critical Panasonic Corp
Priority to JP2008215716A priority Critical patent/JP5022322B2/en
Publication of JP2008294478A publication Critical patent/JP2008294478A/en
Application granted granted Critical
Publication of JP5022322B2 publication Critical patent/JP5022322B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161Disposition
    • H01L2224/16151Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32135Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/32145Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48135Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/48137Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73201Location after the connecting process on the same surface
    • H01L2224/73203Bump and layer connectors
    • H01L2224/73204Bump and layer connectors the bump connector being embedded into the layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73265Layer and wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30Technical effects
    • H01L2924/301Electrical effects
    • H01L2924/3011Impedance
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30Technical effects
    • H01L2924/301Electrical effects
    • H01L2924/3025Electromagnetic shielding

Landscapes

  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
  • Photo Coupler, Interrupter, Optical-To-Optical Conversion Devices (AREA)

Description

本発明は、受光面又は発光面の内の少なくとも何れか一方を備えた光素子チップと、光素子チップの出力を信号処理する光素子用集積回路チップとを同一の基板に実装し、両チップの端子間を電気的に接続するチップ間端子接続方法及びそれを用いて作製した回路基板とそれを具備する火災感知器に関するものである。   According to the present invention, an optical element chip having at least one of a light receiving surface and a light emitting surface and an integrated circuit chip for an optical element that performs signal processing on the output of the optical element chip are mounted on the same substrate. The present invention relates to an inter-chip terminal connection method for electrically connecting the terminals of the circuit board, a circuit board manufactured using the same, and a fire detector including the circuit board.

従来、例えば煙感知器のような光素子と光素子用集積回路とを組み合わせた電子機器モジュールでは、光素子と光素子用集積回路の両方、或いは何れか一方が半導体チップをリードフレームなどに実装したディスクリートの状態で組み立てられていた。図19は従来のチップ間端子接続方法を用いて作製された回路基板の断面図であり、1枚の回路基板100にディスクリートの光素子101と光素子用集積回路102とが実装されていた(例えば特許文献1参照)。
特開2000−12773号公報
Conventionally, in an electronic device module in which an optical element such as a smoke detector and an integrated circuit for an optical element are combined, a semiconductor chip is mounted on a lead frame or the like in either or both of the optical element and the integrated circuit for the optical element. Was assembled in a discrete state. FIG. 19 is a cross-sectional view of a circuit board manufactured by using a conventional interchip terminal connection method, in which a discrete optical element 101 and an optical element integrated circuit 102 are mounted on a single circuit board 100. For example, see Patent Document 1).
JP 2000-12773 A

上述した従来のチップ間端子接続方法では、光素子101と光素子用集積回路102とにディスクリート部品を使用しているため、光素子101と光素子用集積回路102との間の配線長Lが長くなっていた。一般的に光素子101の出力インピーダンスはハイインピーダンスであるから、光素子101と光素子用集積回路102との間の配線長Lが長くなると、ノイズが重畳しやすくなり、耐ノイズ性が悪化するという問題があった。また、耐ノイズ性を確保するために光素子101と光素子用集積回路102の周囲全体をシールドケース103で覆う必要があり、その結果、回路基板全体が大型化し、材料コストが高くなるという問題があった。   In the conventional interchip terminal connection method described above, since discrete components are used for the optical element 101 and the optical element integrated circuit 102, the wiring length L between the optical element 101 and the optical element integrated circuit 102 is reduced. It was long. In general, since the output impedance of the optical element 101 is high impedance, when the wiring length L between the optical element 101 and the optical element integrated circuit 102 is increased, noise is easily superimposed and noise resistance is deteriorated. There was a problem. Further, in order to ensure noise resistance, it is necessary to cover the entire periphery of the optical element 101 and the optical element integrated circuit 102 with the shield case 103. As a result, the entire circuit board becomes large and the material cost increases. was there.

本発明は上記問題点に鑑みて為されたものであり、その目的とするところは、耐ノイズ性を向上させるとともに回路基板の小型化を図ったチップ間端子接続方法及びそれを用いて作製した回路基板を具備する火災感知器を提供することにある。
ものがあった(例えば特許文献1参照)。
The present invention has been made in view of the above problems, and its object is to improve the noise resistance and to reduce the size of the circuit board and to produce the inter-chip terminal connection method. It is an object of the present invention to provide a fire detector having a circuit board.
There was a thing (for example, refer to patent documents 1).

請求項1の発明では、受光面又は発光面の内の少なくとも何れか一方を有する光素子受発光部を具備した光素子チップと、前記光素子チップからの出力信号又は前記光素子チップへの出力信号の内の少なくとも何れか一方を信号処理する光素子用集積回路チップとの電極間を電気的に接続するチップ間端子接続方法であって、前記光素子用集積回路チップが実装される回路基板には、前記光素子用集積回路チップの実装位置の周辺に中継用の配線パターンが設けられ、前記光素子用集積回路チップにおける前記回路基板と反対側の表面に、受光面又は発光面の何れかを前記光素子用集積回路チップと反対側に向けた状態で、前記光素子チップを載置固定した後、前記光素子用集積回路チップにおける前記回路基板と反対側の表面に設けられた電極と、前記光素子チップにおける前記光素子用集積回路チップと反対側の表面に設けられた電極とをそれぞれ同一の前記配線パターンにワイヤボンディング法により接続し、前記光素子用集積回路チップを、前記光素子チップの指向角度を狭めないように、遮光性を有する黒色のエポキシ樹脂からなる封止材料で封止した後に、前記封止材料で封止された前記光素子用集積回路チップとともに前記光素子チップの受光面又は発光面の何れかを赤外線帯域から可視光帯域までの光に対して透光性を有する透明の封止材料で封止したことを特徴とする。 In the invention of claim 1, the optical device chip provided with the optical element light receiving and emitting unit having at least one of the light receiving surface or the light emitting surface, the output to the output signal or the optical device chip from said optical device chip a chip-terminal connecting method of electrically connecting the electrodes of the optical element for an integrated circuit chip for signal processing the at least one of the signals, the circuit board on which the optical element for an integrated circuit chip is mounted the wiring pattern of the relay is provided around the mounting position of the optical element for an integrated circuit chip, the circuit board opposite to the surface of the optical element for an integrated circuit chip, any of the light receiving surface or the light emitting surface or in a state toward the opposite side of the optical element for an integrated circuit chip, after the optical element chip is mounted and fixed, provided on the circuit board opposite to the surface of the optical element for an integrated circuit chip And poles, connected by wire bonding method and an electrode provided on the surface opposite to the optical element for an integrated circuit chip on the same of the wiring pattern, respectively, in the optical element chip, an integrated circuit chip for the light element, After sealing with a sealing material made of a black epoxy resin having a light shielding property so as not to narrow the directivity angle of the optical element chip, together with the integrated circuit chip for optical elements sealed with the sealing material, Either the light-receiving surface or the light-emitting surface of the optical element chip is sealed with a transparent sealing material having translucency for light from the infrared band to the visible light band .

請求項の発明では、請求項の発明において、光素子用集積回路チップを封止するアンダーフィル樹脂を、光素子用集積回路チップの外周の少なくとも一部において、光素子用集積回路チップの端面から外側にはみ出ないように設けたことを特徴とする。 According to a second aspect of the present invention, in the first aspect of the invention, the underfill resin for sealing the optical element integrated circuit chip is formed on at least a part of the outer periphery of the optical element integrated circuit chip. It is provided so as not to protrude outward from the end face.

請求項の発明は、請求項1又は2の発明において、前記透光性を有する透明の封止材料として赤外線帯域から可視光帯域までの光に対して透光性を有するエポキシ樹脂を用いたことを特徴とする。 The invention of claim 3 is the invention of claim 1 or 2, using an epoxy resin having a light-transmitting property with respect to light from an infrared band to a visible light band as a transparent sealing material having a light-transmitting It is characterized by that.

請求項の発明は回路基板であって、請求項1乃至請求項の何れかに記載のチップ間端子接続方法を用いて作製されたことを特徴とする。 According to a fourth aspect of the present invention, there is provided a circuit board, which is manufactured using the inter-chip terminal connecting method according to any one of the first to third aspects.

請求項の発明は火災感知器であって、外部からの煙の侵入を許容するとともに外光の入射を防止する隔壁が形成されたラビリンス壁と、前記ラビリンス壁によって囲まれる煙感知室に発光素子からの光を配光する発光側の光学部材と、受光した光の光量に応じた電気信号を発生する光素子チップと、前記煙感知室に侵入した煙により散乱された前記発光素子からの光を前記光素子チップに集光させる受光側の光学部材と、前記光素子チップの出力を信号処理する光素子用集積回路チップを含み前記光素子チップの出力から火災の発生を検出する検出回路と、前記光素子用集積回路チップを含む前記検出回路の回路部品が実装され、請求項1乃至請求項の何れかに記載のチップ間端子接続方法を用いて作製された回路基板とを備えて成ることを特徴とする。 The invention of claim 5 is a fire detector, a labyrinth wall barrier rib to prevent entrance of external light together with allowing the smoke from entering from the outside, emitting smoke chamber surrounded by the labyrinth wall a light emitting side of the optical member for light distribution of the light from the element, and the optical element chip which generates an electrical signal corresponding to the quantity of received light, which is scattered by the smoke which has entered into the smoke chamber from said light emitting element an optical member on the light receiving side for focusing light onto the optical element chip, the optical device chip detection circuit for detecting the occurrence of a fire from an output of the optical element chip includes a light device for an integrated circuit chip output signal processing of When the circuit component of the detection circuit including the optical element for an integrated circuit chip is mounted, and a circuit board which is manufactured using the inter-chip terminal connection method according to any one of claims 1 to 3 Tako The features.

請求項1の発明によれば、光素子用集積回路チップの表面に光素子チップを載置固定しているので、チップ実装に必要な面積を小さくでき、且つ光素子用集積回路チップ及び光素子チップの電極をそれぞれ配線パターンにワイヤボンディング法により接続することで、両電極間を配線パターンを介して接続しているので、従来のチップ間端子接続方法に比べて光素子チップ及び光素子用集積回路チップの電極間を短い距離で接続することができるから、光素子チップと光素子用集積回路チップとの間を接続する電路にノイズがのりにくくなり、耐ノイズ性が向上するという効果がある。しかも、遮光性を有する黒色の封止材料で、光素子チップの指向角度を狭めないように光素子用集積回路チップを封止しているので、光素子用集積回路チップに光が当たってノイズが発生するのを防止できる。しかも、遮光性を有する黒色の封止材料は、透光性を有する透明の封止材料に比べて一般的に高粘度で高チクソ性であるため、封止する範囲を必要な範囲のみに限定することができ、その結果、封止材料を塗布するのに必要な時間を短縮して生産性を向上させることができる。 According to the first aspect of the present invention, since the optical element chip is mounted and fixed on the surface of the integrated circuit chip for optical elements, the area required for chip mounting can be reduced, and the integrated circuit chip for optical elements and the optical element By connecting each electrode of the chip to the wiring pattern by wire bonding method, both electrodes are connected through the wiring pattern. Therefore, compared with the conventional inter-chip terminal connection method, the optical element chip and the optical element integration Since the electrodes of the circuit chip can be connected with a short distance, noise is less likely to be applied to the electric circuit connecting the optical element chip and the integrated circuit chip for the optical element, and the noise resistance is improved. . In addition, since the optical element integrated circuit chip is sealed with a black sealing material having a light shielding property so that the directivity angle of the optical element chip is not narrowed, the light hits the optical element integrated circuit chip and noise is generated. Can be prevented. Moreover, the black sealing material having light shielding properties is generally higher in viscosity and higher in thixotropy than the transparent sealing material having translucency, so that the range to be sealed is limited to a necessary range. As a result, the time required for applying the sealing material can be shortened and the productivity can be improved.

請求項の発明によれば、請求項の発明の効果に加えて、封止する帯域を小さくして回路基板の小型化を図ることができるという効果がある。 According to the invention of claim 2 , in addition to the effect of the invention of claim 1 , there is an effect that the circuit board can be miniaturized by reducing the band to be sealed.

請求項の発明は、請求項又は請求項に記載の発明において、透光性を有する透明の封止材料として赤外線帯域から可視光帯域までの光に対して透光性を有するエポキシ樹脂を用いたことを特徴とし、請求項又は請求項の発明と同様の効果を奏する。 The invention according to claim 3 is the epoxy resin according to claim 1 or 2 , wherein the transparent sealing material having translucency is translucent to light from the infrared band to the visible light band. The present invention has the same effect as the invention of claim 1 or claim 2 .

請求項の発明によれば、耐ノイズ性を向上させた小型の回路基板を実現できる。 According to invention of Claim 4 , the small circuit board which improved noise resistance is realizable.

請求項の発明によれば、耐ノイズ性を向上させた火災感知器を実現できる。 According to the invention of claim 5 , a fire detector with improved noise resistance can be realized.

以下、本発明に係るチップ間端子接続方法を火災感知器の具備する回路基板に適用した実施形態について説明する。   Hereinafter, an embodiment in which the inter-chip terminal connection method according to the present invention is applied to a circuit board included in a fire sensor will be described.

(基本構成)
先ず、火災感知器の基本構成について図5〜図18を参照して説明する。図18は火災感知器の回路構成であり、この火災感知器は煙を感知する煙感知機能と、熱を感知する熱感知機能の両方を備えた複合型のものであり、後述する煙感知室Sに赤外光を照射する発光ダイオードLEDと、発光ダイオードLEDから照射された赤外光の煙感知室S内に侵入した煙による散乱光を受光するフォトダイオードPDと、投受光回路50と、マイクロコンピュータ(以下、マイコンと言う)60と、伝送回路61とで構成される。
(Basic configuration)
First, the basic configuration of the fire detector will be described with reference to FIGS. FIG. 18 shows a circuit configuration of a fire detector. This fire detector is a combined type having both a smoke detection function for detecting smoke and a heat detection function for detecting heat, and a smoke detection chamber described later. A light emitting diode LED that irradiates S with infrared light, a photodiode PD that receives scattered light from the smoke that has entered the smoke sensing chamber S of infrared light irradiated from the light emitting diode LED, a light projecting / receiving circuit 50, A microcomputer (hereinafter referred to as a microcomputer) 60 and a transmission circuit 61 are included.

投受光回路50は、発光ダイオードLEDに流す電流を制御する発光電流制御回路51と、フォトダイオードPDの出力電流を電圧信号に変換するI/V変換回路52とを備え、I/V変換回路52の出力電圧はゲイン切り替え回路53によって所定のゲインで増幅され、ゲイン調整回路54によって電圧レベルが調整され、さらにオフセット調整回路55によってオフセット電圧が調整された後、マイコン60に出力される。マイコン60では投受光回路50の出力をA/D変換して、予め設定されたしきい値レベルと比較しており、投受光回路50の出力がしきい値レベルを超えると、煙の濃度が所定の濃度に達したことを示す発報信号を伝送回路61に出力し、伝送回路61はこの発報信号を多重伝送信号により図示しない火災受信器へ送信する。また、投受光回路50は、マイコン60から入力されるテスト信号に応じて、発光電流制御回路51の出力を変化させるとともに、ゲイン切り替え回路53のゲインを選択的に切り替える感度調整制御回路56を備えている。また、図18では図示を省略しているが、マイコン60にはサーミスタ6の出力が入力されており、サーミスタ6の出力から周囲の温度を監視している。   The light emitting / receiving circuit 50 includes a light emission current control circuit 51 that controls a current flowing through the light emitting diode LED, and an I / V conversion circuit 52 that converts an output current of the photodiode PD into a voltage signal. The output voltage is amplified with a predetermined gain by the gain switching circuit 53, the voltage level is adjusted by the gain adjustment circuit 54, the offset voltage is further adjusted by the offset adjustment circuit 55, and then output to the microcomputer 60. The microcomputer 60 A / D converts the output of the light projecting / receiving circuit 50 and compares it with a preset threshold level. When the output of the light projecting / receiving circuit 50 exceeds the threshold level, the smoke density is increased. A notification signal indicating that the predetermined concentration has been reached is output to the transmission circuit 61, and the transmission circuit 61 transmits this notification signal to a fire receiver (not shown) by a multiplex transmission signal. The light projecting / receiving circuit 50 includes a sensitivity adjustment control circuit 56 that changes the output of the light emission current control circuit 51 in accordance with a test signal input from the microcomputer 60 and selectively switches the gain of the gain switching circuit 53. ing. Although not shown in FIG. 18, the output of the thermistor 6 is input to the microcomputer 60, and the ambient temperature is monitored from the output of the thermistor 6.

次に火災感知器の構造を図7〜図17に基づいて説明する。この火災感知器は図7〜図9に示すように天井面などの造営面に取着されるボディ1と、プリント基板からなり発光ダイオードLEDやチップ化されたフォトダイオードPDや後述する煙検知回路の回路部品が実装される回路基板2と、外部からの煙の侵入を許容するとともに外光の入射を防止するラビリンス壁9によって周りが囲まれた水平断面が略円形の煙感知室Sを下面側に具備し、煙感知室S内に光学系の部品が取着されるとともに、発光ダイオードLED及びフォトダイオードPDを光学系の部品と対向させた状態で回路基板2が上面に取り付けられる光学基台3と、光学基台3に設けた煙感知室Sの内部に虫などが侵入するのを防止する防虫カバー4と、保護カバー5とで構成される。   Next, the structure of the fire detector will be described with reference to FIGS. As shown in FIGS. 7 to 9, the fire detector includes a body 1 attached to a construction surface such as a ceiling surface, a light emitting diode LED made of a printed circuit board, a chip-formed photodiode PD, and a smoke detection circuit described later. The smoke detection chamber S having a substantially circular horizontal cross section surrounded by a circuit board 2 on which the circuit components are mounted and a labyrinth wall 9 that allows intrusion of smoke from the outside and prevents the entrance of external light And an optical base on which the circuit board 2 is mounted on the upper surface with the light emitting diode LED and the photodiode PD facing the optical system components. The base 3 is composed of an insect repellent cover 4 for preventing insects and the like from entering the smoke sensing chamber S provided on the optical base 3, and a protective cover 5.

ボディ1は略円板状の主部1aと、主部1aの外周縁から上方に突出する側壁1bとを連続一体に形成して構成され、主部1aの下面略中央には丸穴1cが開口し、この丸穴1c内に回路基板2が固定された光学基台3及び防虫カバー4を保持した保護カバー5の上端部が挿入され、固定される。   The body 1 is formed by integrally forming a substantially disc-shaped main portion 1a and a side wall 1b protruding upward from the outer peripheral edge of the main portion 1a. A round hole 1c is formed at a substantially center of the lower surface of the main portion 1a. The optical base 3 to which the circuit board 2 is fixed and the protective cover 5 holding the insect-proof cover 4 are inserted and fixed in the round hole 1c.

回路基板2の下面には発光ダイオードLED及びサーミスタ6が、それぞれ発光面及び熱感知部を下方に突出させた状態で実装されている。また、図5(a)に示すように、回路基板2の下面にはチップ化されたフォトダイオードPD(光素子チップ)と、上述のI/V変換回路52などをチップ化した光素子用集積回路チップIC1が近接して実装されている。なお、フォトダイオードPD及び光素子用集積回路チップIC1の裏面には電極が形成されており、回路基板2の表面に形成された導体パターン2a,2aにそれぞれダイボンドされている。また、フォトダイオードPD及び光素子用集積回路チップIC1の上面にはそれぞれ電極(図示せず)が形成されており、両電極間はワイヤボンディング法によりアルミニウムや金などの金属細線からなるワイヤ80を介して直接接続されている。このように、本火災感知器では同一の回路基板2にチップ化されたフォトダイオードPDと光素子用集積回路チップIC1とをダイボンドし、出力電流が微少であるフォトダイオードPDの電極と光素子用集積回路チップIC1の電極とをワイヤボンディングにより直接接続しているので、従来のチップ間端子接続方法に比べて両電極間を短い距離で接続することができ、したがって回路基板の小型化を図るとともに、両電極間を接続するボンディングワイヤにノイズがのりにくくなって、耐ノイズ性が向上する。   A light emitting diode LED and a thermistor 6 are mounted on the lower surface of the circuit board 2 with the light emitting surface and the heat sensing part protruding downward, respectively. Further, as shown in FIG. 5A, on the lower surface of the circuit board 2, a photodiode PD (optical element chip) formed as a chip and the above-mentioned I / V conversion circuit 52 and the like are integrated into a chip. A circuit chip IC1 is mounted in proximity. Electrodes are formed on the back surfaces of the photodiode PD and the optical element integrated circuit chip IC1 and are die-bonded to the conductor patterns 2a and 2a formed on the surface of the circuit board 2, respectively. Electrodes (not shown) are respectively formed on the upper surfaces of the photodiode PD and the optical element integrated circuit chip IC1, and a wire 80 made of a thin metal wire such as aluminum or gold is formed between the electrodes by a wire bonding method. Connected directly through. As described above, in this fire detector, the photodiode PD and the optical element integrated circuit chip IC1 which are chipped on the same circuit board 2 are die-bonded, and the electrode of the photodiode PD and the optical element for which the output current is very small. Since the electrodes of the integrated circuit chip IC1 are directly connected by wire bonding, the electrodes can be connected at a short distance compared to the conventional inter-chip terminal connection method, and thus the circuit board can be miniaturized. The noise is less likely to be applied to the bonding wire connecting the two electrodes, and the noise resistance is improved.

ここで、ワイヤボンディング法は超音波法と熱圧着超音波併用法の二つに大別されるが、何れの手法を用いてワイヤボンディングを行っても良いことは言うまでもない。この場合、線材を通す貫通孔が中心に設けられた円柱状で先端部の形状が円錐形状に形成された治具(キャピラリ)を用いて施工される。尚、超音波法の場合には主としてアルミニウムの線材が、熱圧着超音波併用法の場合には主として金の線材が用いられる。   Here, the wire bonding method is roughly classified into two methods, that is, an ultrasonic method and a thermocompression ultrasonic combined method. Needless to say, any method may be used for wire bonding. In this case, it is constructed using a jig (capillary) having a cylindrical shape with a through-hole through which the wire passes and having a conical shape at the tip. In the case of the ultrasonic method, an aluminum wire is mainly used, and in the case of the thermocompression ultrasonic method, a gold wire is mainly used.

熱圧着超音波併用法により例えば直径が約20μmの金のワイヤ80を用いてボンディングする場合は、最初に接続する(1stボンディングとも言う)方は、ワイヤ80の先端に直径が約60μmの微少なボールを形成して、その先端を熱圧着超音波併用法によりボンディングした後、キャピラリを次に接続する(2ndボンディングとも言う)電極の位置に移動させて、キャピラリの先端を電極に押し当てた上で、熱圧着超音波併用法によりボンディングする。なお、ベアチップ上の電極と基板或いはリードフレームとの間をボンディングワイヤにより接続する場合は、一般的にベアチップ上の電極に1stボンディングを行い、主に基板やリードフレームなどの接続先に2ndボンディングを行うのであるが、本感知器の場合には図5(a)に示すように光素子用集積回路チップIC1の電極に1stボンディングしても良いし、図5(b)に示すようにフォトダイオードPDの電極に1stボンディングしても良い。   For example, when bonding is performed using a gold wire 80 having a diameter of about 20 μm by the thermocompression ultrasonic method, the first connection (also referred to as “first bonding”) is performed at the tip of the wire 80 with a minute diameter of about 60 μm. After forming the ball and bonding its tip by the thermocompression ultrasonic method, the capillary is moved to the position of the electrode to be connected next (also referred to as 2nd bonding), and the tip of the capillary is pressed against the electrode Then, bonding is performed by a thermocompression ultrasonic combined method. When connecting the electrode on the bare chip and the substrate or the lead frame with a bonding wire, the first bonding is generally performed on the electrode on the bare chip, and the 2nd bonding is mainly performed on the connection destination such as the substrate or the lead frame. In the case of this sensor, it may be first bonded to the electrode of the integrated circuit chip IC1 for optical elements as shown in FIG. 5A, or a photodiode as shown in FIG. 5B. The first bonding may be performed on the PD electrode.

また、図5(c)に示すようにアルミニウム細線よりなるワイヤ80’を用いて超音波法でボンディングする場合は、チップ電極と基板側の電極とが同じであり、工程の順番はあるもののボンディング自体を1stボンディング、2ndボンディングというように捉えていない。従って、超音波法ではフォトダイオードPDの電極と光素子用集積回路チップIC1の電極との接続方法について特に規定はなく、また工程上の順番も何れを最初にしても良い。   Further, as shown in FIG. 5C, in the case of bonding by an ultrasonic method using a wire 80 ′ made of an aluminum thin wire, the chip electrode and the electrode on the substrate side are the same, and the bonding is performed although the order of the processes is there. The device itself is not considered as 1st bonding or 2nd bonding. Therefore, in the ultrasonic method, there is no particular regulation regarding the connection method between the electrode of the photodiode PD and the electrode of the integrated circuit chip IC1 for optical elements, and any order in the process may be first.

尚、フォトダイオードPD及び光素子用集積回路チップIC1を樹脂封止する場合に、フォトダイオードPDと光素子用集積回路チップIC1を別々の樹脂で封止すると、封止樹脂が硬化する際に発生する熱応力の違いによってワイヤ80の接合部に引っ張り応力が加わるという問題があるが、フォトダイオードPD及び光素子用集積回路チップIC1を透光性を有する1種類の樹脂で封止するようにすれば、ワイヤ80の接合部に熱応力が加わって不具合となるのを防止できる。   When the photodiode PD and the optical element integrated circuit chip IC1 are sealed with resin, if the photodiode PD and the optical element integrated circuit chip IC1 are sealed with different resins, the sealing resin is cured. There is a problem that a tensile stress is applied to the joint portion of the wire 80 due to a difference in thermal stress, but the photodiode PD and the optical element integrated circuit chip IC1 are sealed with one kind of resin having translucency. In this way, it is possible to prevent the thermal stress from being applied to the joint portion of the wire 80 and causing a problem.

光学基台3は図10〜図12に示すように黒色の合成樹脂により、略円板状の底板7と、底板7の上面に突設された四角枠状の側壁8と、底板7下面の外周部に沿って配置された水平断面が略く字形の複数の隔壁9aからなるラビリンス壁9とを一体に形成して構成される。   As shown in FIGS. 10 to 12, the optical base 3 is made of a black synthetic resin and has a substantially disc-shaped bottom plate 7, a square frame-like side wall 8 projecting from the top surface of the bottom plate 7, and a bottom plate 7 bottom surface. A labyrinth wall 9 composed of a plurality of partition walls 9a having a substantially square horizontal cross section disposed along the outer peripheral portion is integrally formed.

ラビリンス壁9を構成する隔壁9aは反射が生じないように黒色に形成されており、中間部の屈曲部位が突出する方向を隣接する隔壁9aと同じ向きにし、中間部の屈曲部位が隣接する隔壁9aの両端部の間に入り込むようにして所定の間隔をおいて配置されている。隣接する隔壁9aの間にできる煙導入路は、一端が外部と連通して煙導入口となり、他端が煙感知室Sに連通しており、煙導入路の中間部を屈曲させることによって、外光が煙感知室S内に入射しにくくなっている。   The partition wall 9a constituting the labyrinth wall 9 is formed in black so that reflection does not occur, the direction in which the bent portion of the intermediate portion protrudes is the same direction as the adjacent partition wall 9a, and the partition portion where the bent portion of the intermediate portion is adjacent It is arranged at a predetermined interval so as to enter between both ends of 9a. The smoke introduction path formed between the adjacent partition walls 9a has one end communicating with the outside to become a smoke introduction port, the other end communicating with the smoke sensing chamber S, and bending the middle part of the smoke introduction path, External light is less likely to enter the smoke sensing chamber S.

光学基台3の底板7と側壁8とで囲まれる凹所10内には、発光ダイオードLED、フォトダイオードPD、光素子用集積回路チップIC1及びサーミスタ6が実装された面を底板7側にして回路基板2が納装される。光学基台3の底板7には発光ダイオードLED及びフォトダイオードPDにそれぞれ対応する部位に下方に突出する突台部19,20が突設されており、これらの突台部19,20には底板7を貫通する貫通孔11a,11bが形成されている。各突台部19,20には、貫通孔11a,11bにそれぞれ連続し、光学基台3の中心方向に向かって延びる溝19a,20aが形成されており、これらの溝19a,20a内に発光側及び受光側の光学部材としてのプリズムレンズ12,13が取り付けられる。ここで、プリズムレンズ12,13は一方の面を貫通孔11a,11bと対向させ、他方の面を煙感知室Sの中心方向に向けた状態で光学基台3に取り付けられ、プリズムレンズ12,13の上側及び左右両側が突台部19,20によって覆われる。すなわち、プリズムレンズ12,13は、図10(a)に示すようにそれぞれの光軸L1,L2が煙感知室Sの中心方向を向き、且つ所定の角度で交差するように配置されている。   In the recess 10 surrounded by the bottom plate 7 and the side wall 8 of the optical base 3, the surface on which the light emitting diode LED, photodiode PD, optical element integrated circuit chip IC1 and thermistor 6 are mounted is the bottom plate 7 side. The circuit board 2 is delivered. The base plate 7 of the optical base 3 is provided with projecting portions 19 and 20 projecting downward at portions corresponding to the light emitting diodes LED and the photodiode PD, respectively. Through holes 11 a and 11 b penetrating through 7 are formed. Grooves 19a and 20a are formed in the respective protrusions 19 and 20 so as to be continuous with the through holes 11a and 11b and extend toward the center of the optical base 3, and light is emitted in these grooves 19a and 20a. Prism lenses 12 and 13 as optical members on the side and the light receiving side are attached. Here, the prism lenses 12 and 13 are attached to the optical base 3 with one surface facing the through holes 11a and 11b and the other surface directed toward the center of the smoke sensing chamber S. The upper side and the left and right sides of 13 are covered with the projecting parts 19 and 20. That is, the prism lenses 12 and 13 are arranged such that the optical axes L1 and L2 face the center direction of the smoke sensing chamber S and intersect at a predetermined angle as shown in FIG.

上述のようにプリズムレンズ12,13は発光ダイオードLEDの発光面、フォトダイオードPDの受光面にそれぞれ対向しており、発光ダイオードLEDの発光はプリズムレンズ12によって集光されて煙感知室Sに照射される。そして、煙感知室S内に煙が侵入すると、煙の粒子によってプリズムレンズ12から照射された光が散乱され、プリズムレンズ13に入射する。プリズムレンズ13に入射した光は、プリズムレンズ13によってフォトダイオードPDの受光面に集光されるので、フォトダイオードPDの出力の増加から煙の侵入を検出することができる。尚、プリズムレンズ12,13はそれぞれの光軸L1,L2が所定の角度で交差するように配置されているので、プリズムレンズ12から照射された発光ダイオードLEDの光が直接プリズムレンズ13に入射することはない。   As described above, the prism lenses 12 and 13 face the light emitting surface of the light emitting diode LED and the light receiving surface of the photodiode PD, respectively, and the light emitted from the light emitting diode LED is condensed by the prism lens 12 and irradiated to the smoke sensing chamber S. Is done. When smoke enters the smoke sensing chamber S, the light irradiated from the prism lens 12 is scattered by the smoke particles and enters the prism lens 13. Since the light incident on the prism lens 13 is condensed on the light receiving surface of the photodiode PD by the prism lens 13, the intrusion of smoke can be detected from the increase in the output of the photodiode PD. Since the prism lenses 12 and 13 are arranged so that the optical axes L1 and L2 intersect at a predetermined angle, the light of the light emitting diode LED irradiated from the prism lens 12 is directly incident on the prism lens 13. There is nothing.

ところで、フォトダイオードPDからの出力電流は微少であり、静電ノイズのような外来ノイズに対して弱いため、このような外来ノイズからフォトダイオードPDをシールドする必要がある。そこで、本感知器ではフォトダイオードPDと対向する光学基台3の部位に、一面が開口した箱状のシールドカバー14をインサート成形しており、凹所10内に回路基板2を納装すると、回路基板2に実装されたフォトダイオードPD及び煙検出回路の周りをシールドカバー14が覆い、フォトダイオードPDと煙検出回路とを静電遮蔽するようになっている。なお、シールドカバー14には回路基板2側に突出するアースピン14aが設けられており、このアースピン14aは回路基板2に設けたスルーホールに挿通され、回路基板2のグランドライン(図示せず)に半田付けされる。また、シールドカバー14には、貫通孔11bに連通する連通孔14bが形成されており、この連通孔14bを通ってプリズムレンズ13で集光された光がフォトダイオードPDの受光面に照射される。   Incidentally, since the output current from the photodiode PD is very small and weak against external noise such as electrostatic noise, it is necessary to shield the photodiode PD from such external noise. Therefore, in this sensor, a box-shaped shield cover 14 having an opening on one surface is insert-molded at the site of the optical base 3 facing the photodiode PD, and when the circuit board 2 is placed in the recess 10, A shield cover 14 covers the photodiode PD and the smoke detection circuit mounted on the circuit board 2 so as to electrostatically shield the photodiode PD and the smoke detection circuit. The shield cover 14 is provided with a ground pin 14a that protrudes toward the circuit board 2. The ground pin 14a is inserted into a through hole provided in the circuit board 2 and is connected to a ground line (not shown) of the circuit board 2. Soldered. The shield cover 14 is formed with a communication hole 14b that communicates with the through hole 11b, and the light collected by the prism lens 13 through the communication hole 14b is applied to the light receiving surface of the photodiode PD. .

また、光学基台3には4本の端子ピン15がインサート成形されており、各端子ピン15は回路基板2に設けたスルーホール(図示せず)に挿通され、半田付けされることによって、各端子ピン15が回路基板2の配線パターンに電気的に接続されるとともに、回路基板2から反対側に突出する各端子ピン15の先端部が外部接続端子となる。また、光学基台3にインサート成形された端子ピン15を回路基板2に半田付けすることによって、光学基台3に回路基板2が保持される。   In addition, four terminal pins 15 are insert-molded in the optical base 3, and each terminal pin 15 is inserted into a through hole (not shown) provided in the circuit board 2 and soldered. Each terminal pin 15 is electrically connected to the wiring pattern of the circuit board 2, and the tip portion of each terminal pin 15 protruding from the circuit board 2 to the opposite side serves as an external connection terminal. Further, the circuit board 2 is held on the optical base 3 by soldering the terminal pins 15 insert-molded on the optical base 3 to the circuit board 2.

ここで、光学基台3の製造工程を図13〜図17を参照して簡単に説明する。まず、図13に示すように金属材料により帯板状に形成されたフープ材40を打ち抜き、さらに図13中の斜線部分を紙面の奧側に折り曲げて、図14(a)(b)に示すようにシールドカバー14を箱状に形成するとともに、端子ピン15をフープ材40の平面方向と略直交する方向に突出させる。その後、図15(a)(b)に示すようにフープ材40に底板7及び側壁8からなる基台部分をインサート成形(一次成形)し、図16(a)(b)に示すようにラビリンス壁9を二次成形した後、フレーム部分を切断することにより図17(a)(b)に示すような形状に形成される。尚、フープ材40に底板7及び側壁8からなる基台部分とラビリンス壁9とを一度にインサート成形するようにしても良いことは言うまでもない。   Here, the manufacturing process of the optical base 3 will be briefly described with reference to FIGS. First, as shown in FIG. 13, a hoop material 40 formed in a strip shape with a metal material is punched, and the hatched portion in FIG. 13 is bent to the heel side of the paper, and shown in FIGS. 14 (a) and 14 (b). Thus, the shield cover 14 is formed in a box shape, and the terminal pins 15 are projected in a direction substantially orthogonal to the plane direction of the hoop material 40. After that, as shown in FIGS. 15 (a) and 15 (b), the base part composed of the bottom plate 7 and the side wall 8 is insert-molded (primary molding) in the hoop material 40, and the labyrinth as shown in FIGS. 16 (a) and 16 (b). After the wall 9 is secondarily formed, the frame portion is cut to form a shape as shown in FIGS. Needless to say, the base portion composed of the bottom plate 7 and the side wall 8 and the labyrinth wall 9 may be insert-molded on the hoop material 40 at a time.

このように、シールドカバー14及び端子ピン15と光学基台3とは同時成形(インサート成形)により一体化されているので、部品点数を削減して、組立作業の作業性を向上させることができる。また、光学基台3とラビリンス壁9とを一体化しており、部品点数を少なくして組立作業性を向上させるとともに、ラビリンス壁9と光学基台3との位置決め精度が高くなって、迷光の発生を抑制することができる。また、シールドカバー14と端子ピン15とは1枚の板金を打ち抜き、曲げ加工を施すことによって形成されているので、シールドカバー14と端子ピン15とを加工する工程を容易に自動化することができ、製造コストを低減できる。   Thus, since the shield cover 14 and the terminal pin 15 and the optical base 3 are integrated by simultaneous molding (insert molding), the number of parts can be reduced and the workability of the assembly work can be improved. . In addition, the optical base 3 and the labyrinth wall 9 are integrated to improve the assembly workability by reducing the number of parts, and the positioning accuracy between the labyrinth wall 9 and the optical base 3 is increased, so that stray light can be prevented. Occurrence can be suppressed. Moreover, since the shield cover 14 and the terminal pin 15 are formed by punching one sheet metal and bending it, the process of processing the shield cover 14 and the terminal pin 15 can be easily automated. Manufacturing cost can be reduced.

また、防虫カバー4は、図7〜図9に示すように絶縁性を有する合成樹脂により有底円筒状に形成される。防虫カバー4の底板4aには光学基台3に設けた挿通孔11cと連通し、回路基板2に実装されたサーミスタ6を挿通するための貫通孔4dが形成され、周壁4bには複数の孔が格子状に開口するメッシュ部4cが形成されている。この防虫カバー4は光学基台3の下端部を筒内に挿入した状態で光学基台3に取り付けられており、ラビリンス壁9の周りをメッシュ部4cが形成された周壁4bで覆っているので、ラビリンス壁9で囲まれた煙感知室Sに虫等の異物が侵入するのを防止できる。また、防虫カバー4の底板4aには、図9に示すように、光学基台3の底板7に設けた突台部19,20と対向する部位に上側(光学基台3側)に向かって突出し、突台部19,20に設けた溝19a,20aと嵌合する蓋部21,22が一体に形成されている。而して、光学基台3に防虫カバー4を被せると、防虫カバー4に設けた蓋部21,22が光学基台3に設けた溝19a,20aとそれぞれ嵌合し、プリズムレンズ12の出射面及びプリズムレンズ13の入射面の周りを突台部19,20及び蓋部21,22で囲むことにより、光学的に密閉することができるから、外光などの余計な光が入射するなどして誤動作するのを防止できる。   Moreover, the insect-proof cover 4 is formed in bottomed cylindrical shape with the synthetic resin which has insulation, as shown in FIGS. The bottom plate 4a of the insect-proof cover 4 communicates with an insertion hole 11c provided in the optical base 3, and is formed with a through hole 4d through which the thermistor 6 mounted on the circuit board 2 is inserted, and the peripheral wall 4b has a plurality of holes. The mesh part 4c which is opened in a lattice shape is formed. The insect cover 4 is attached to the optical base 3 with the lower end portion of the optical base 3 inserted into the cylinder, and the labyrinth wall 9 is covered with a peripheral wall 4b on which a mesh portion 4c is formed. Thus, foreign matter such as insects can be prevented from entering the smoke sensing chamber S surrounded by the labyrinth wall 9. Further, as shown in FIG. 9, the bottom plate 4 a of the insect-proof cover 4 is directed upward (on the side of the optical base 3) to a portion facing the protrusions 19 and 20 provided on the bottom plate 7 of the optical base 3. Lids 21 and 22 that protrude and fit into grooves 19a and 20a provided in the protrusions 19 and 20 are integrally formed. Thus, when the insect base cover 4 is put on the optical base 3, the lid portions 21 and 22 provided on the insect base cover 4 are fitted into the grooves 19a and 20a provided on the optical base 3, respectively, and the emission of the prism lens 12 is performed. Since the surface and the incident surface of the prism lens 13 are surrounded by the projecting portions 19 and 20 and the lid portions 21 and 22, it can be optically sealed, so that extra light such as external light enters. Can be prevented from malfunctioning.

また、保護カバー5は合成樹脂により有底円筒状に形成されており、周壁5aの上端部には外側に突出する係合爪16が突設され、周壁5aの略下半分には円周方向に沿って延びる帯状の開口17が複数開口し、底板5bからは上方に向かって突出し、先端部が防虫カバー4の底板4aと当接する複数のリブ18が突設されている。この火災感知器を組み立てた状態では、サーミスタ6が防虫カバー4の貫通孔4dから下方に突出し、サーミスタ6の先端部が防虫カバー4の底板4aと保護カバー5の底板5bとの間に配置される。尚、複数のリブ18はサーミスタ6を中心として放射状に配置されており、開口5cから内部に流入した空気がサーミスタ6の感熱部に当たるよう、空気の流れを整流している。   Further, the protective cover 5 is formed of a synthetic resin in a bottomed cylindrical shape, and an engaging claw 16 that protrudes outwardly protrudes from the upper end portion of the peripheral wall 5a, and in the circumferential direction in a substantially lower half of the peripheral wall 5a. A plurality of strip-shaped openings 17 extending along the bottom surface 5b, projecting upward from the bottom plate 5b, and projecting a plurality of ribs 18 whose tips are in contact with the bottom plate 4a of the insect-proof cover 4. In the assembled state of the fire detector, the thermistor 6 protrudes downward from the through hole 4 d of the insect-proof cover 4, and the tip of the thermistor 6 is disposed between the bottom plate 4 a of the insect-proof cover 4 and the bottom plate 5 b of the protective cover 5. The The plurality of ribs 18 are arranged radially about the thermistor 6 and rectify the air flow so that the air flowing into the inside from the opening 5 c hits the heat sensitive part of the thermistor 6.

この火災感知器を組み立てる際は、先ず回路基板2に発光ダイオードLED、フォトダイオードPD、光素子用集積回路チップIC1、サーミスタ6及び煙感知回路の回路部品を実装し、この回路基板2を光学基台3の凹所10内に挿入して、シールドカバー14のアースピン14a及び端子ピン15を回路基板2に半田付けし、回路基板2を光学基台3に固定する。次に、保護カバー5の筒内に防虫カバー4と、回路基板2が取り付けられた光学基台3とを挿入して、防虫カバー4及び光学基台3を保護カバー5に保持させた後、この保護カバー5の上端部をボディ1の丸穴1c内に挿入すると、保護カバー5の上端部に突設した係合爪16と丸穴1cの内周面に形成された係合段部1dとが凹凸係合して、保護カバー5がボディ1に結合されるのである。   When assembling this fire detector, circuit components such as a light emitting diode LED, a photodiode PD, an optical element integrated circuit chip IC1, a thermistor 6 and a smoke detection circuit are first mounted on the circuit board 2, and the circuit board 2 is mounted on the optical substrate. The ground pin 14 a and the terminal pin 15 of the shield cover 14 are soldered to the circuit board 2 by being inserted into the recess 10 of the base 3, and the circuit board 2 is fixed to the optical base 3. Next, after inserting the insect-proof cover 4 and the optical base 3 to which the circuit board 2 is attached into the cylinder of the protective cover 5 and holding the insect-proof cover 4 and the optical base 3 on the protective cover 5, When the upper end portion of the protective cover 5 is inserted into the round hole 1c of the body 1, the engaging claw 16 protruding from the upper end portion of the protective cover 5 and the engaging step portion 1d formed on the inner peripheral surface of the round hole 1c. Are engaged with each other, and the protective cover 5 is coupled to the body 1.

ところで、図6(a)に示すようにフォトダイオードPDの指向角度を妨げないよう光素子用集積回路チップIC1を遮光性の略黒色の封止材料(以下、遮光性封止剤と言う)71で封止した後、封止後の光素子用集積回路チップIC1とともに、フォトダイオードPDの受光面を赤外線帯域から可視光帯域の光に対して透光性を有する略透明の封止材料(以下、透光性樹脂と言う)72で封止することも好ましい。尚、遮光性封止剤71及び透光性樹脂72以外の構成は上述の火災感知器と同様であるので、同一の構成要素には同一の符号を付してその説明は省略する。   By the way, as shown in FIG. 6A, the optical element integrated circuit chip IC1 is made of a light-blocking substantially black sealing material (hereinafter referred to as a light-blocking sealing agent) 71 so as not to disturb the directivity angle of the photodiode PD. After sealing, the light-receiving surface of the photodiode PD together with the optical element integrated circuit chip IC1 after sealing is a substantially transparent sealing material having translucency with respect to light from the infrared band to the visible light band (hereinafter, referred to as a sealing material). It is also preferable to seal with 72). In addition, since structures other than the light-shielding sealant 71 and the translucent resin 72 are the same as those of the above-described fire detector, the same components are denoted by the same reference numerals, and description thereof is omitted.

ここに、遮光性封止剤71としては、通常半導体ベアチップの封止に用いるエポキシ樹脂を用いれば良く、例えば熱硬化型の液状のエポキシ樹脂(松下電工株式会社製の型番CV5181D)を使用している。なお、樹脂封止の範囲で決まる実装エリアを小型化するために、高粘度で高チクソ性を有する樹脂を用いるのが好ましく、そのため樹脂中のシリカに代表されるフィラーによって粘度やチクソ性を調整している。   Here, as the light-shielding sealant 71, an epoxy resin usually used for sealing a semiconductor bare chip may be used. For example, a thermosetting liquid epoxy resin (model number CV5181D manufactured by Matsushita Electric Works Co., Ltd.) is used. Yes. In addition, in order to reduce the mounting area determined by the range of resin sealing, it is preferable to use a resin with high viscosity and high thixotropy, so the viscosity and thixotropy are adjusted by fillers typified by silica in the resin. is doing.

また、透光性樹脂72としては、通常半導体ベアチップの封止に用いるエポキシ樹脂を用いれば良く、例えば熱硬化型のエポキシ樹脂(松下電工株式会社製の型番CV5130A)を使用している。このエポキシ樹脂は赤外線帯域から可視光帯域の光に対して透光性を有しており、主剤と硬化剤からなる二液型のものである。   Moreover, as the translucent resin 72, an epoxy resin that is usually used for sealing a semiconductor bare chip may be used. For example, a thermosetting epoxy resin (model number CV5130A manufactured by Matsushita Electric Works Co., Ltd.) is used. This epoxy resin has translucency with respect to light in the infrared band to the visible light band, and is a two-component type composed of a main agent and a curing agent.

以下に樹脂封止の手順について簡単に説明する。先ず、光素子用集積回路チップIC1の周囲に略黒色の遮光性封止剤71を塗布する。ここで、遮光性封止剤71は高粘度で高チクソ性の樹脂であるから、光素子用集積回路チップIC1の電極とワイヤ80との接続部分という最低限の範囲のみを封止することができる。これは、単位時間当たりの塗布量が少ない、空気圧による樹脂押し出し(ディスペンス法)という液状樹脂塗布方法において生産性を向上させるためである。尚、一旦固形に成形し、その後加熱することで一時的に液状とした後、再び硬化させるようなタイプの従来周知の封止剤を用い、封止したい部分を除いてマスクで保護した上で基板全体を加熱し、この基板を上部が開口した密閉容器内に配置し、この密閉容器内に送風撹拌している状態で開口部に封止樹脂を置いて、加熱された基板にぶつかった粉状の樹脂がその熱で溶融付着することで必要な部分にだけ樹脂を付着させる方法や、図6(b)に示すように金型を用いたトランスファ成形によって必要な部分のみを封止する方法で封止しても良い。   The procedure for resin sealing will be briefly described below. First, a substantially black light-blocking sealant 71 is applied around the integrated circuit chip IC1 for optical elements. Here, since the light-shielding sealant 71 is a resin having a high viscosity and a high thixotropy, it is possible to seal only a minimum range of a connection portion between the electrode of the integrated circuit chip IC1 for optical elements and the wire 80. it can. This is to improve productivity in a liquid resin coating method called a resin extrusion (dispensing method) by air pressure with a small coating amount per unit time. In addition, once formed into a solid, and then heated to make it temporarily liquid, then use a well-known sealing agent of a type that is cured again, and after protecting with a mask except for the part to be sealed The whole substrate is heated, and this substrate is placed in an airtight container with an open top, and a sealing resin is placed on the opening while the air is being stirred in the airtight container. A method of adhering a resin only to a necessary part by melting and adhering a resin in the form of heat, or a method of sealing only a necessary part by transfer molding using a mold as shown in FIG. 6B It may be sealed with.

このように、光素子用集積回路チップIC1の周囲に略黒色の遮光性封止剤71を塗布し、加熱硬化した後に略透明の封止剤72を用いて、光素子チップを含み、光素子チップと光素子用集積回路チップの入出力端子や、それに対応した基板上の配線パターンの露出部や、上述のボンディングワイヤを覆うように塗布することで、光素子チップの指向角度を妨げることなく、光素子チップやボンディングワイヤを保護できる。尚、暗黒色の遮光性封止剤71が略透明の封止剤72から露出するように塗布されていても良い。   As described above, the substantially black light-shielding sealant 71 is applied around the integrated circuit chip IC1 for optical elements, heated and cured, and then the substantially transparent sealant 72 is used to include the optical element chip. By covering the chip and the input / output terminals of the integrated circuit chip for the optical element, the exposed portion of the wiring pattern on the substrate corresponding thereto, and the bonding wire described above, it does not interfere with the directivity angle of the optical element chip. The optical element chip and the bonding wire can be protected. The dark black light-blocking sealant 71 may be applied so as to be exposed from the substantially transparent sealant 72.

(参考例1)
本発明の参考例1を図2(a)〜(d)を参照して説明する。上述の基本構成ではフォトダイオードPDと光素子用集積回路チップIC1とをフェースアップの状態で回路基板2に実装しているが、本参考例ではフォトダイオードPDと光素子用集積回路チップIC1とをフェースダウンの状態で回路基板2に実装している。尚、フォトダイオードPD及び光素子用集積回路チップIC1の実装方法以外は基本構成の火災感知器と同様であるので、同一の構成要素には同一の符号を付して、その説明は省略する。
(Reference Example 1)
Reference Example 1 of the present invention will be described with reference to FIGS. In the basic configuration described above, the photodiode PD and the optical element integrated circuit chip IC1 are mounted face-up on the circuit board 2. In this reference example, the photodiode PD and the optical element integrated circuit chip IC1 are mounted. It is mounted on the circuit board 2 in a face-down state. In addition, since it is the same as that of the fire detector of basic composition except the mounting method of photodiode PD and integrated circuit chip | tip IC1 for optical elements, the same code | symbol is attached | subjected to the same component and the description is abbreviate | omitted.

本参考例では回路基板2に、回路基板2を厚み方向に貫通する貫通孔2cを設けており、フォトダイオードPDの受光面を貫通孔2cに臨ませるようにしてフォトダイオードPDを配置し、受光面と同じ面にある電極に設けたバンプ73を回路基板2に形成された基板側電極(図示せず)にフリップチップボンディングすることで、フォトダイオードPDの電極と回路基板2との間を電気的に接続する。なお、図2(b)に示すようにフォトダイオードPDには、受光面と同じ面の4隅に電極を形成してあり、各電極にバンプ73を形成しているので、回路基板2に取り付けた状態で回路基板2に対する平行度を確保することができる。   In this reference example, the circuit board 2 is provided with a through hole 2c that penetrates the circuit board 2 in the thickness direction, and the photodiode PD is arranged so that the light receiving surface of the photodiode PD faces the through hole 2c. Bump 73 provided on the electrode on the same surface as that of the surface is flip-chip bonded to a substrate-side electrode (not shown) formed on the circuit board 2, thereby electrically connecting the electrode of the photodiode PD and the circuit board 2. Connect. As shown in FIG. 2B, the photodiode PD has electrodes formed at four corners of the same surface as the light receiving surface, and bumps 73 are formed on each electrode. In this state, the parallelism with respect to the circuit board 2 can be ensured.

また、光素子用集積回路チップIC1の実装面にもバンプ74を形成してあり、バンプ74を回路基板2に形成された基板側電極(図示せず)にフリップチップボンディングすることで、光素子用集積回路チップIC1の電極と回路基板2との間を電気的に接続する。ここで、フォトダイオードPDと光素子用集積回路チップIC1との間を電気的に接続する配線パターン2aは、フォトダイオードPDの電極と光素子用集積回路チップIC1の電極との間を最短距離で接続するようにパターニングされている。   Bumps 74 are also formed on the mounting surface of the integrated circuit chip IC1 for optical elements, and the bumps 74 are flip-chip bonded to substrate-side electrodes (not shown) formed on the circuit board 2, thereby providing an optical element. The electrode of the integrated circuit chip IC1 and the circuit board 2 are electrically connected. Here, the wiring pattern 2a for electrically connecting the photodiode PD and the optical element integrated circuit chip IC1 is the shortest distance between the electrode of the photodiode PD and the electrode of the optical element integrated circuit chip IC1. Patterned to connect.

また、フリップチップ実装を行った回路基板2とフォトダイオードPDとの間の隙間から受光面に光が差し込むのを防止するとともに、バンプ73,74と基板側電極との接合強度を保持して信頼性を向上させるために、フリップチップ実装したフォトダイオードPD及び光素子用集積回路チップIC1と回路基板2との間の隙間にアンダーフィル樹脂75を注入し、硬化させている。尚、図2(c)に示すようにフリップチップ実装の前に回路基板2の上面にアンダーフィル樹脂75を塗布し、その後バンプ73,74がそれぞれ形成されたフォトダイオードPD及び光素子用集積回路チップIC1を回路基板2に押し付けて、基板側電極と接触させた状態で樹脂を加熱硬化するようにしても良い(先塗り法)。   In addition, light is prevented from being inserted into the light receiving surface through the gap between the circuit board 2 and the photodiode PD on which flip chip mounting is performed, and the bonding strength between the bumps 73 and 74 and the substrate side electrode is maintained and reliable. In order to improve the performance, underfill resin 75 is injected into the gap between the flip-chip mounted photodiode PD and the optical element integrated circuit chip IC1 and the circuit board 2 and cured. As shown in FIG. 2 (c), a photodiode PD and an optical element integrated circuit in which an underfill resin 75 is applied to the upper surface of the circuit board 2 before flip chip mounting and thereafter bumps 73 and 74 are formed, respectively. The chip IC1 may be pressed against the circuit board 2 and the resin may be heat-cured in a state where the chip IC1 is in contact with the board-side electrode (pre-coating method).

ここに、光素子には光が入射する必要があるため、光素子の受光面或いは発光面を保護するアンダーフィル樹脂に透明樹脂を用いているが、さらにその外側から暗黒色の遮光樹脂を塗布して、外側からの光の入射を遮断するようにしても良い。また、フォトダイオードPDに隣接して実装される光素子用集積回路チップIC1のフリップチップ部に塗布して、この光素子用集積回路チップIC1を封止する暗黒色の遮光樹脂の一部でフォトダイオードPDの透明封止剤の外側を封止する封止剤を兼用しても良い。尚、上記構成でバンプ及び回路基板2側の接続端子を覆う樹脂は略黒色の遮光樹脂でも良いし、透明な樹脂でも良い。   Here, since it is necessary for light to enter the optical element, a transparent resin is used as the underfill resin for protecting the light receiving surface or light emitting surface of the optical element, and a dark black light shielding resin is applied from the outside. Then, the incidence of light from the outside may be blocked. Further, it is applied to the flip chip portion of the optical element integrated circuit chip IC1 mounted adjacent to the photodiode PD, and a photo is covered with a part of the dark black light shielding resin for sealing the optical element integrated circuit chip IC1. A sealant that seals the outside of the transparent sealant of the diode PD may also be used. The resin that covers the bump and the connection terminal on the circuit board 2 side in the above configuration may be a substantially black light shielding resin or a transparent resin.

(参考例2)
上述した参考例1では回路基板2の表面に液状のアンダーフィル樹脂75を塗布し、フォトダイオードPD及び光素子用集積回路チップIC1を回路基板2に押し付けて、回路基板2の電極と接触させた状態で樹脂を加熱硬化させることで、封止しているが、本参考例では図3(a)(b)に示すようにフィルムタイプのアンダーフィル樹脂76で封止している。フィルムタイプの場合にはアンダーフィル樹脂76を予め所定の形状に形成しておくことで、封止帯域を最低限の帯域に限定することができ、図2(a)(b)では光素子用集積回路チップIC1の下面の略全面とフォトダイオードPDのボンディング部のみをカバーするような形状に形成してある。尚、アンダーフィル樹脂76以外は参考例1と同様であるので、同一の構成要素には同一の符号を付して、その説明は省略する。
(Reference Example 2)
In Reference Example 1 described above, a liquid underfill resin 75 is applied to the surface of the circuit board 2, and the photodiode PD and the optical element integrated circuit chip IC 1 are pressed against the circuit board 2 to come into contact with the electrodes of the circuit board 2. In this state, the resin is sealed with a film type underfill resin 76 as shown in FIGS. 3A and 3B. In the case of a film type, the underfill resin 76 is formed in a predetermined shape in advance, so that the sealing band can be limited to the minimum band. In FIGS. The integrated circuit chip IC1 is formed in a shape that covers substantially the entire lower surface of the integrated circuit chip IC1 and only the bonding portion of the photodiode PD. In addition, since it is the same as that of the reference example 1 except the underfill resin 76, the same code | symbol is attached | subjected to the same component and the description is abbreviate | omitted.

ここに、フィルムタイプのアンダーフィル樹脂76は絶縁性樹脂あるいは異方性導電性樹脂であり、図3(a)に示すように回路基板2の配線パターン2a上にフィルムタイプのアンダーフィル樹脂76を載置して、バンプ73,74がそれぞれ形成されたフォトダイオードPD及び光素子用集積回路チップIC1を回路基板2の配線パターン2aと位置合わせした上で加圧及び加熱することにより、バンプ73,74と基板側電極とを接合する。   Here, the film type underfill resin 76 is an insulating resin or an anisotropic conductive resin, and the film type underfill resin 76 is placed on the wiring pattern 2a of the circuit board 2 as shown in FIG. The bumps 73, 74, 74, 74, 74, 74 are formed by aligning the photodiode PD and the optical element integrated circuit chip IC 1 on which the bumps 73, 74 are formed with the wiring pattern 2 a of the circuit board 2, and applying pressure and heating. 74 and the substrate side electrode are joined.

アンダーフィル樹脂76が絶縁性樹脂の場合は、フィルム状のアンダーフィル樹脂76を加熱することで軟化させ、さらにフォトダイオードPD及び光素子用集積回路チップIC1を回路基板2に押し付けることで、フォトダイオードPD及び光素子用集積回路チップIC1にそれぞれ設けたバンプ73,74がアンダーフィル樹脂76を貫通して回路基板2上の配線パターン2aに達し、電気的に接触する。この状態でフィルム状のアンダーフィル樹脂76を硬化させると、常温時ではアンダーフィル樹脂76の硬化、収縮もあって、バンプ73,74と回路基板2の電極との電気的接続が維持され、導通が確保できる。   When the underfill resin 76 is an insulating resin, the film-like underfill resin 76 is softened by heating, and further, the photodiode PD and the optical element integrated circuit chip IC1 are pressed against the circuit board 2 to thereby provide the photodiode. Bumps 73 and 74 provided on the PD and the optical element integrated circuit chip IC1 penetrate the underfill resin 76, reach the wiring pattern 2a on the circuit board 2, and make electrical contact therewith. When the film-like underfill resin 76 is cured in this state, the underfill resin 76 is cured and contracted at room temperature, so that the electrical connection between the bumps 73 and 74 and the electrodes of the circuit board 2 is maintained. Can be secured.

また、アンダーフィル樹脂76が異方性導電樹脂の場合、絶縁性樹脂の中に導電粒子を分散させているため、加熱によってアンダーフィル樹脂76が軟化した状態で、フォトダイオードPD及び光素子用集積回路チップIC1を回路基板2に押し付けることで、フォトダイオードPD及び光素子用集積回路チップIC1にそれぞれ形成したバンプ73,74がフィルム状のアンダーフィル樹脂76を貫通して回路基板2の電極と接触するか、又は、導電粒子を介して回路基板2の電極に電気的に接続されることで、回路基板2の電極と導通する。そして、この状態でフィルム状のアンダーフィル樹脂76を硬化させると、導電粒子を介した導通及びアンダーフィル樹脂76の硬化、収縮によって、バンプ73,74と回路基板2の電極との電気的接続が維持され、導通が確保できる。   Further, when the underfill resin 76 is an anisotropic conductive resin, the conductive particles are dispersed in the insulating resin. Therefore, the photodiode PD and the optical element integrated circuit are formed with the underfill resin 76 softened by heating. By pressing the circuit chip IC1 against the circuit board 2, the bumps 73 and 74 formed on the photodiode PD and the optical element integrated circuit chip IC1 pass through the film-like underfill resin 76 and come into contact with the electrodes of the circuit board 2. Alternatively, it is electrically connected to the electrode of the circuit board 2 through the conductive particles, thereby conducting with the electrode of the circuit board 2. When the film-like underfill resin 76 is cured in this state, the electrical connection between the bumps 73 and 74 and the electrodes of the circuit board 2 is caused by the conduction through the conductive particles and the curing and shrinkage of the underfill resin 76. It is maintained and conduction can be secured.

ところで、本参考例において、図3(c)に示すように回路基板2に形成した貫通孔2c内に、赤外線帯域から可視光帯域にかけて透光性を有する略透明の封止剤77を充填して、フォトダイオードPDの受光面を封止し、フォトダイオードPDの受光面を保護しても良い。尚、この場合はアンダーフィル樹脂76にフォトダイオードPDの受光面を露出させる孔(例えば正方形の孔)を開けて、枠状に形成するのが望ましく、アンダーフィル樹脂76で封止剤77の流れ出しを防止できる。   By the way, in this reference example, as shown in FIG. 3 (c), a substantially transparent sealing agent 77 having translucency from the infrared band to the visible light band is filled in the through hole 2 c formed in the circuit board 2. Thus, the light receiving surface of the photodiode PD may be sealed to protect the light receiving surface of the photodiode PD. In this case, it is desirable that a hole (for example, a square hole) that exposes the light receiving surface of the photodiode PD is formed in the underfill resin 76 to form a frame, and the underfill resin 76 causes the sealant 77 to flow out. Can be prevented.

(参考例3)
本発明の参考例3を図4を参照して説明する。上述した参考例1では回路基板2の上面にフォトダイオードPDと光素子用集積回路チップIC1とをフリップチップ実装しているのに対して、本参考例では、回路基板2に光素子用集積回路チップIC1を埋め込んだ状態で固定し、フォトダイオードPDを回路基板2にフリップチップ実装して、フォトダイオードPDのバンプ73を光素子用集積回路チップIC1の電極に直接接続している。尚、光素子用集積回路チップIC1の実装方法以外は参考例1と同様であるので、同一の構成要素には同一の符号を付して、その説明は省略する。
(Reference Example 3)
Reference Example 3 of the present invention will be described with reference to FIG. In the reference example 1 described above, the photodiode PD and the optical element integrated circuit chip IC1 are flip-chip mounted on the upper surface of the circuit board 2, whereas in the present reference example, the optical element integrated circuit is mounted on the circuit board 2. The chip IC1 is fixed in an embedded state, the photodiode PD is flip-chip mounted on the circuit board 2, and the bumps 73 of the photodiode PD are directly connected to the electrodes of the integrated circuit chip IC1 for optical elements. In addition, since it is the same as that of the reference example 1 except the mounting method of integrated circuit chip IC1 for optical elements, the same code | symbol is attached | subjected to the same component and the description is abbreviate | omitted.

本参考例では回路基板2を貫通して貫通孔2cを形成するとともに、貫通孔2cに隣接して光素子用集積回路チップIC1を埋め込んだ状態で固定するための凹部2dを予め形成してある。そして、この凹部2d内に光素子用集積回路チップIC1を埋め込み、フォトダイオードPDとの接続端子が形成された上面が回路基板2の表面と略面一になるように、例えば接着剤78で固定する。その後、フォトダイオードPDに設けたバンプ73と、回路基板2上の配線パターン2a及び光素子用集積回路チップIC1の電極(図示せず)とをフリップチップボンディングにより導通している。尚、図3では図示を省略しているが、フォトダイオードPD及び光素子用集積回路チップIC1のフリップチップ実装部やフォトダイオードPDの受光面を保護するために、参考例1と同様の方法でアンダーフィル樹脂75を塗布しても良い。   In this reference example, a through hole 2c is formed through the circuit board 2, and a recess 2d for fixing the integrated circuit chip IC1 for optical elements in an embedded state is formed in advance adjacent to the through hole 2c. . Then, the integrated circuit chip IC1 for optical elements is embedded in the recess 2d, and fixed with, for example, an adhesive 78 so that the upper surface on which the connection terminal with the photodiode PD is formed is substantially flush with the surface of the circuit board 2. To do. Thereafter, the bump 73 provided on the photodiode PD is electrically connected to the wiring pattern 2a on the circuit board 2 and the electrode (not shown) of the integrated circuit chip IC1 for optical elements by flip chip bonding. Although not shown in FIG. 3, in order to protect the photodiode PD and the flip chip mounting portion of the optical element integrated circuit chip IC1 and the light receiving surface of the photodiode PD, the same method as in Reference Example 1 is used. An underfill resin 75 may be applied.

(実施形態)
本発明の実施形態を図1(a)〜(c)に基づいて説明する。本実施形態では、回路基板2にフェースアップの状態で実装された光素子用集積回路チップIC1の上面に、受光面を上向きにしてフォトダイオードPDをダイボンドし、光素子用集積回路チップIC1の上面に形成された電極とフォトダイオードPDの上面に形成された電極とをワイヤボンディング法により回路基板2の配線パターン2aにそれぞれ接続している。尚、フォトダイオードPD及び光素子用集積回路チップIC1の実装方法以外は基本構成と同様であるので、同一の構成要素には同一の符号を付して、その説明は省略する。
(Embodiment)
An embodiment of the present invention will be described with reference to FIGS. In the present embodiment, the photodiode PD is die-bonded on the upper surface of the optical element integrated circuit chip IC1 mounted face-up on the circuit board 2 with the light receiving surface facing upward, and the upper surface of the optical element integrated circuit chip IC1. The electrode formed on the electrode PD and the electrode formed on the upper surface of the photodiode PD are connected to the wiring pattern 2a of the circuit board 2 by wire bonding. In addition, since it is the same as that of a basic structure except the mounting method of photodiode PD and integrated circuit chip IC1 for optical elements, the same code | symbol is attached | subjected to the same component and the description is abbreviate | omitted.

ここで、フォトダイオードPDを光素子用集積回路チップIC1の上面にダイボンドする際は、光の入射を回避する必要がある回路部分を覆うようにしてダイボンドする。但し、光素子用集積回路チップIC1の上面に形成された電極と回路基板2の電極とをワイヤボンディング法により接続する必要があるので、フォトダイオードPDをダイボンドする際は回路エリアを覆っても良いが、周辺にあるボンディングエリアに侵入しないようにする必要がある。   Here, when the photodiode PD is die-bonded to the upper surface of the optical element integrated circuit chip IC1, the die-bonding is performed so as to cover a circuit portion where it is necessary to avoid the incidence of light. However, since it is necessary to connect the electrode formed on the upper surface of the integrated circuit chip IC1 for optical elements and the electrode of the circuit board 2 by wire bonding, the circuit area may be covered when the photodiode PD is die-bonded. However, it is necessary not to enter the bonding area in the vicinity.

そして、光素子用集積回路チップIC1の電極及びフォトダイオードPDの電極を回路基板2の配線パターン2aとワイヤボンディングにて接続し、フォトダイオードPDの受光面にかからないようにボンディング部を遮光性封止剤71で封止した後、フォトダイオードPDの受光面を覆うようにして透光性封止剤72を塗布する。この時、フォトダイオードPDの受光面に塗布する透光性封止剤72の流れ出しを防止するために、フォトダイオードの上面よりも上方に突出し、フォトダイオードPDの周りを囲む枠を形成するように遮光性封止剤71を塗布しても良い。尚、本実施形態では光素子用集積回路チップIC1及びフォトダイオードPDの電極を回路基板2の配線パターン2aとワイヤボンディングにて接続し、両電極間を配線パターン2aを介して接続しているが、光素子用集積回路チップIC1の電極とフォトダイオードPDの電極との間を直接ワイヤボンディング法により接続しても良い。   Then, the electrode of the integrated circuit chip IC1 for optical elements and the electrode of the photodiode PD are connected to the wiring pattern 2a of the circuit board 2 by wire bonding, and the bonding portion is sealed so as not to cover the light receiving surface of the photodiode PD. After sealing with the agent 71, a translucent sealant 72 is applied so as to cover the light receiving surface of the photodiode PD. At this time, in order to prevent the translucent sealing agent 72 applied to the light receiving surface of the photodiode PD from flowing out, a frame that protrudes above the upper surface of the photodiode and surrounds the photodiode PD is formed. A light blocking sealant 71 may be applied. In the present embodiment, the electrodes of the optical element integrated circuit chip IC1 and the photodiode PD are connected to the wiring pattern 2a of the circuit board 2 by wire bonding, and both electrodes are connected via the wiring pattern 2a. The electrode of the integrated circuit chip IC1 for optical elements and the electrode of the photodiode PD may be directly connected by a wire bonding method.

また、本実施形態ではフォトダイオードPD及び光素子用集積回路チップIC1をフェースアップの状態で回路基板2に重ねてダイボンドしているが、図1(b)に示すように回路基板2に光素子用集積回路チップIC1をフェースダウンの状態でダイボンドして、光素子用集積回路チップIC1の上面にフェースアップの状態でフォトダイオードPDをダイボンドし、フォトダイオードPDの電極と回路基板2の配線パターン2aとをワイヤ80を介して接続し、光素子用集積回路チップIC1及びフォトダイオードPDの電極間を配線パターン2aを介して電気的に接続するようにしても良い。ここで、光素子用集積回路チップIC1は回路基板2の上面にフリップチップ実装されて、基板電極と光素子用集積回路チップIC1のバンプ74とを導通させており、光素子用集積回路チップIC1の表面にはアンダーフィル樹脂75が塗布され、外部環境や光の入射から保護されている。また、フォトダイオードPDは受光面を上にした状態で光素子用集積回路チップIC1の背面(上面)にダイボンディングされて、チップ電極と回路基板2の配線パターン2aとをワイヤボンディング法で接続しており、その後にフォトダイオードPDと基板側電極とを覆うようにして透光性封止剤72で封止している。   In the present embodiment, the photodiode PD and the optical element integrated circuit chip IC1 are die-bonded while being superposed on the circuit board 2 in a face-up state. However, as shown in FIG. The semiconductor integrated circuit chip IC1 is die-bonded in a face-down state, the photodiode PD is die-bonded on the upper surface of the optical element integrated circuit chip IC1, and the electrode of the photodiode PD and the wiring pattern 2a of the circuit board 2 are bonded. And the electrodes of the integrated circuit chip IC1 for optical elements and the photodiode PD may be electrically connected via the wiring pattern 2a. Here, the integrated circuit chip IC1 for optical elements is flip-chip mounted on the upper surface of the circuit board 2, and the substrate electrodes and the bumps 74 of the integrated circuit chip IC1 for optical elements are electrically connected. An underfill resin 75 is applied to the surface of the film to protect it from the external environment and light incidence. The photodiode PD is die-bonded to the back surface (upper surface) of the optical element integrated circuit chip IC1 with the light receiving surface facing upward, and the chip electrode and the wiring pattern 2a of the circuit board 2 are connected by a wire bonding method. Thereafter, the photodiode PD and the substrate-side electrode are covered with a light-transmitting sealant 72 so as to cover the photodiode PD and the substrate side electrode.

尚、光素子用集積回路チップIC1を封止する際に、図1(c)に示すようにフィルムタイプのアンダーフィル樹脂76で封止しても良く、フィルム状のアンダーフィル樹脂76の形状を予め所定の形状に形成しておくことで、アンダーフィル樹脂76が光素子用集積回路チップIC1の外側にはみ出さないようにすることができ、フォトダイオードPDのチップ電極と基板電極との間をワイヤボンディングする際に、光素子用集積回路チップIC1を封止するアンダーフィル樹脂76が邪魔になることはなく、回路基板2側の電極をより近接して配置することができる。   When sealing the integrated circuit chip IC1 for optical elements, it may be sealed with a film type underfill resin 76 as shown in FIG. By forming it in a predetermined shape in advance, it is possible to prevent the underfill resin 76 from protruding outside the integrated circuit chip IC1 for optical elements, and between the chip electrode and the substrate electrode of the photodiode PD. When wire bonding is performed, the underfill resin 76 for sealing the integrated circuit chip IC1 for optical elements does not get in the way, and the electrodes on the circuit board 2 side can be arranged closer to each other.

尚、上述の実施形態では受光面を有するフォトダイオードPDとフォトダイオードPDの出力を信号処理する光素子用集積回路チップIC1とを回路基板2に実装する場合を例に説明したが、光素子チップをフォトダイオードPDのような受光素子に限定する趣旨のものではなく、発光面を有するLEDチップなどの発光素子でも良い。
また、受光面又は発光面の内の少なくとも何れか一方を有する光素子受発光部を具備した光素子チップと、当該光素子チップからの出力信号又は光素子チップへの出力信号の内の少なくとも何れか一方を信号処理する光素子用集積回路チップとを同一の回路基板に近接させて実装し、両チップの電極間を電気的に接続するチップ間端子接続方法であって、光素子用集積回路チップにおける実装面と反対側の表面に電極を設け、光素子用集積回路チップの表面の所定位置に、受光面又は発光面の何れかを光素子用集積回路チップと反対側に向けた状態で光素子チップを載置固定した後、光素子チップの電極と光素子用集積回路チップの電極とをワイヤボンディング法により直接接続することも好ましい。これにより、光素子用集積回路チップの表面に光素子チップを載置固定しているので、チップ実装に必要な面積を小さくでき、且つ光素子用集積回路チップの電極と光素子チップの電極とをワイヤボンディング法により直接接続しているので、従来のチップ間端子接続方法に比べて光素子チップ及び光素子用集積回路チップの電極間を短い距離で接続することができるから、光素子チップと光素子用集積回路チップとの間を接続する電路にノイズがのりにくくなり、耐ノイズ性が向上する。
In the above-described embodiment, the photodiode PD having the light receiving surface and the optical element integrated circuit chip IC1 for processing the output of the photodiode PD are described as an example, but the optical element chip is described. Is not limited to a light receiving element such as a photodiode PD, but may be a light emitting element such as an LED chip having a light emitting surface.
Also, an optical element chip including an optical element light emitting / receiving unit having at least one of a light receiving surface and a light emitting surface, and at least one of an output signal from the optical element chip or an output signal to the optical element chip An optical device integrated circuit chip for signal processing of either one is mounted close to the same circuit board, and an inter-chip terminal connection method for electrically connecting electrodes of both chips, the integrated circuit for optical devices An electrode is provided on the surface opposite to the mounting surface of the chip, with either the light receiving surface or the light emitting surface facing away from the optical element integrated circuit chip at a predetermined position on the surface of the optical element integrated circuit chip. It is also preferable that after the optical element chip is mounted and fixed, the electrode of the optical element chip and the electrode of the integrated circuit chip for optical element are directly connected by a wire bonding method. As a result, since the optical element chip is mounted and fixed on the surface of the optical element integrated circuit chip, the area required for chip mounting can be reduced, and the electrodes of the optical element integrated circuit chip, the electrodes of the optical element chip, Can be connected at a short distance between the electrodes of the optical element chip and the integrated circuit chip for the optical element, compared to the conventional inter-chip terminal connection method. Noise is less likely to be applied to the electric circuit connecting the integrated circuit chip for optical elements, and noise resistance is improved.

(a)〜(c)は本実施形態のチップ間端子接続方法を説明する回路基板の断面図である。(A)-(c) is sectional drawing of the circuit board explaining the inter-chip terminal connection method of this embodiment. (a)は参考例1のチップ間端子接続方法により作製した回路基板の断面図、(b)は光素子チップの下面図、(c)(d)は製造工程を説明する断面図である。(A) is sectional drawing of the circuit board produced by the interchip terminal connection method of the reference example 1, (b) is a bottom view of an optical element chip, (c) (d) is sectional drawing explaining a manufacturing process. (a)〜(c)は参考例2のチップ間端子接続方法を説明する回路基板の断面図である。(A)-(c) is sectional drawing of the circuit board explaining the inter-chip terminal connection method of the reference example 2. FIG. 参考例3のチップ間端子接続方法を説明する回路基板の断面図である。It is sectional drawing of the circuit board explaining the inter-chip terminal connection method of the reference example 3. FIG. (a)〜(c)はチップ間端子接続方法の参考例を説明する回路基板の断面図である。(A)-(c) is sectional drawing of the circuit board explaining the reference example of the inter-chip terminal connection method. (a)(b)はチップ間端子接続方法の他の参考例を説明する回路基板の断面図である。(A) (b) is sectional drawing of the circuit board explaining the other reference example of the inter-chip terminal connection method. 同上のチップ間端子接続方法を用いて作製した回路基板を具備する火災感知器を組み立てる前の状態の断面図である。It is sectional drawing of the state before assembling the fire detector which comprises the circuit board produced using the same chip connection method same as the above. 同上の分解斜視図である。It is an exploded perspective view same as the above. 同上の断面図である。It is sectional drawing same as the above. 同上の光学基台を示し、(a)は平面図、(b)はA−A’断面図である。The optical base same as the above is shown, (a) is a plan view, and (b) is a cross-sectional view along A-A ′. 同上の光学基台の裏面図である。It is a reverse view of an optical base same as the above. 同上の光学基台を示し、図10のC部拡大図である。FIG. 11 is an enlarged view of a C part in FIG. 10, showing the optical base same as above. 同上の光学基台の製造工程を説明する説明図である。It is explanatory drawing explaining the manufacturing process of an optical base same as the above. (a)(b)は同上の光学基台の別の製造工程を説明する説明図である。(A) (b) is explanatory drawing explaining another manufacturing process of the optical base same as the above. (a)(b)は同上の光学基台のまた別の製造工程を説明する説明図である。(A) (b) is explanatory drawing explaining another manufacturing process of the optical base same as the above. (a)(b)は同上の光学基台の更に別の製造工程を説明する説明図である。(A) (b) is explanatory drawing explaining another manufacturing process of the optical base same as the above. (a)(b)は同上の光学基台のまた更に別の製造工程を説明する説明図である。(A) (b) is explanatory drawing explaining another manufacturing process of the optical base same as the above. 同上の回路ブロック図である。It is a circuit block diagram same as the above. 従来のチップ間端子接続方法を用いて作製された回路基板の断面図である。It is sectional drawing of the circuit board produced using the conventional interchip terminal connection method.

符号の説明Explanation of symbols

2 回路基板
2a 配線パターン
80 ワイヤ
PD フォトダイオード
IC1 光素子用集積回路チップ
2 circuit board 2a wiring pattern 80 wire PD photodiode IC1 integrated circuit chip for optical elements

Claims (5)

受光面又は発光面の内の少なくとも何れか一方を有する光素子受発光部を具備した光素子チップと、前記光素子チップからの出力信号又は前記光素子チップへの出力信号の内の少なくとも何れか一方を信号処理する光素子用集積回路チップとの電極間を電気的に接続するチップ間端子接続方法であって、
前記光素子用集積回路チップが実装される回路基板には、前記光素子用集積回路チップの実装位置の周辺に中継用の配線パターンが設けられ、
前記光素子用集積回路チップにおける前記回路基板と反対側の表面に、受光面又は発光面の何れかを前記光素子用集積回路チップと反対側に向けた状態で、前記光素子チップを載置固定した後、
前記光素子用集積回路チップにおける前記回路基板と反対側の表面に設けられた電極と、前記光素子チップにおける前記光素子用集積回路チップと反対側の表面に設けられた電極とをそれぞれ同一の前記配線パターンにワイヤボンディング法により接続し
前記光素子用集積回路チップを、前記光素子チップの指向角度を狭めないように、遮光性を有する黒色のエポキシ樹脂からなる封止材料で封止した後に、
前記封止材料で封止された前記光素子用集積回路チップとともに前記光素子チップの受光面又は発光面の何れかを赤外線帯域から可視光帯域までの光に対して透光性を有する透明の封止材料で封止したことを特徴とするチップ間端子接続方法。
And the optical element chip provided with the optical element light receiving and emitting unit having at least one of the light receiving surface or the light emitting surface, at least one of the output signals or output signal to the optical device chip from said optical device chip An inter-chip terminal connection method for electrically connecting electrodes with an integrated circuit chip for an optical element that processes one of the signals,
A circuit board on which the optical element integrated circuit chip is mounted is provided with a relay wiring pattern around the mounting position of the optical element integrated circuit chip,
The optical element chip is mounted on the surface of the integrated circuit chip for optical elements opposite to the circuit board with either the light receiving surface or the light emitting surface facing the opposite side of the integrated circuit chip for optical elements. After fixing,
The electrode provided on the surface opposite to the circuit board in the integrated circuit chip for optical elements and the electrode provided on the surface opposite to the integrated circuit chip for optical elements in the optical element chip are the same. Connect to the wiring pattern by wire bonding method ,
After sealing the integrated circuit chip for optical elements with a sealing material made of a black epoxy resin having a light shielding property so as not to narrow the directivity angle of the optical element chip,
The optical element integrated circuit chip sealed with the sealing material and the light receiving surface or the light emitting surface of the optical element chip are transparent with respect to light from the infrared band to the visible light band. A method for connecting terminals between chips, which is sealed with a sealing material .
前記光素子用集積回路チップを封止するアンダーフィル樹脂を、前記光素子用集積回路チップの外周の少なくとも一部において、前記光素子用集積回路チップの端面から外側にはみ出ないように設けたことを特徴とする請求項1記載のチップ間端子接続方法。 The underfill resin for sealing the IC chip for optical elements, at least part of the outer periphery of the optical element for an integrated circuit chip, provided from the end face of the optical element for an integrated circuit chip so as not protrude outwardly The inter-chip terminal connection method according to claim 1. 前記透光性を有する透明の封止材料として赤外線帯域から可視光帯域までの光に対して透光性を有するエポキシ樹脂を用いたことを特徴とする請求項1又は2記載のチップ間端子接続方法。 3. The inter-chip terminal connection according to claim 1 , wherein an epoxy resin having translucency with respect to light from an infrared band to a visible light band is used as the transparent sealing material having translucency. Method. 請求項1乃至請求項3の何れかに記載のチップ間端子接続方法を用いて作製された回路基板。A circuit board manufactured using the inter-chip terminal connection method according to claim 1. 外部からの煙の侵入を許容するとともに外光の入射を防止する隔壁が形成されたラビリンス壁と、前記ラビリンス壁によって囲まれる煙感知室に発光素子からの光を配光する発光側の光学部材と、受光した光の光量に応じた電気信号を発生する光素子チップと、前記煙感知室に侵入した煙により散乱された前記発光素子からの光を前記光素子チップに集光させる受光側の光学部材と、前記光素子チップの出力を信号処理する光素子用集積回路チップを含み前記光素子チップの出力から火災の発生を検出する検出回路と、前記光素子用集積回路チップを含む前記検出回路の回路部品が実装され、請求項1乃至請求項3の何れかに記載のチップ間端子接続方法を用いて作製された回路基板とを備えて成ることを特徴とする火災感知器。A labyrinth wall in which a partition wall is formed that allows intrusion of smoke from outside and prevents external light from entering, and a light emitting side optical member that distributes light from the light emitting element to a smoke sensing chamber surrounded by the labyrinth wall And an optical element chip that generates an electrical signal corresponding to the amount of received light, and a light receiving side that condenses the light from the light emitting element scattered by the smoke that has entered the smoke sensing chamber onto the optical element chip. An optical member, an optical element integrated circuit chip that performs signal processing on the output of the optical element chip, a detection circuit that detects the occurrence of a fire from the output of the optical element chip, and the detection that includes the optical element integrated circuit chip A fire sensor, comprising: a circuit board on which circuit components of a circuit are mounted; and a circuit board manufactured by using the inter-chip terminal connection method according to any one of claims 1 to 3.
JP2008215716A 2008-08-25 2008-08-25 Inter-chip terminal connection method, circuit board manufactured using the same, and fire detector including the circuit board Expired - Fee Related JP5022322B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2008215716A JP5022322B2 (en) 2008-08-25 2008-08-25 Inter-chip terminal connection method, circuit board manufactured using the same, and fire detector including the circuit board

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2008215716A JP5022322B2 (en) 2008-08-25 2008-08-25 Inter-chip terminal connection method, circuit board manufactured using the same, and fire detector including the circuit board

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
JP2006271143A Division JP4203677B2 (en) 2006-10-02 2006-10-02 Inter-chip terminal connection method, circuit board manufactured using the same, and fire detector including the circuit board

Publications (2)

Publication Number Publication Date
JP2008294478A JP2008294478A (en) 2008-12-04
JP5022322B2 true JP5022322B2 (en) 2012-09-12

Family

ID=40168807

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2008215716A Expired - Fee Related JP5022322B2 (en) 2008-08-25 2008-08-25 Inter-chip terminal connection method, circuit board manufactured using the same, and fire detector including the circuit board

Country Status (1)

Country Link
JP (1) JP5022322B2 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN114815092B (en) * 2022-04-28 2023-07-21 中国科学院半导体研究所 Photoelectric hybrid integrated chip

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61123547U (en) * 1985-01-21 1986-08-04
JPS6352461A (en) * 1986-08-22 1988-03-05 Olympus Optical Co Ltd Semiconductor device
JP3338608B2 (en) * 1996-02-26 2002-10-28 松下電工株式会社 Photoelectric smoke detector
JP3000959B2 (en) * 1997-05-20 2000-01-17 日本電気株式会社 Stacked solid-state imaging device
JP4228457B2 (en) * 1999-03-15 2009-02-25 ソニー株式会社 Electronic module and electronic device
JP3304921B2 (en) * 1999-06-18 2002-07-22 日本電気株式会社 Semiconductor storage device
JP2001144116A (en) * 1999-11-11 2001-05-25 Hitachi Kokusai Electric Inc Mounting method for and structure of electronic component, and circuit board
JP3768761B2 (en) * 2000-01-31 2006-04-19 株式会社日立製作所 Semiconductor device and manufacturing method thereof
JP2001261367A (en) * 2000-03-15 2001-09-26 Ngk Insulators Ltd Glass filler for transparent resin
JP4570809B2 (en) * 2000-09-04 2010-10-27 富士通セミコンダクター株式会社 Multilayer semiconductor device and manufacturing method thereof
JP3631120B2 (en) * 2000-09-28 2005-03-23 沖電気工業株式会社 Semiconductor device

Also Published As

Publication number Publication date
JP2008294478A (en) 2008-12-04

Similar Documents

Publication Publication Date Title
KR101410569B1 (en) Housing for an optoelectronic component and arrangment of an optoelectronic component in a housing
KR101616153B1 (en) Encapsulated opto-electronic semiconductor arrangement having solder stop layer and corresponding method
US9136292B2 (en) Optical electronic package having a blind cavity for covering an optical sensor
US9793427B1 (en) Air venting on proximity sensor
KR20110015550A (en) Semiconductor component, reflected-light barrier and method for producing a housing therefor
US20090127690A1 (en) Package and Manufacturing Method for a Microelectronic Component
JP6324442B2 (en) Electronic module and photoelectric device
JP4603231B2 (en) Fire detector
KR20180013800A (en) Patterned layer compound
JP6046243B2 (en) Optoelectronic device and apparatus having such a device
JP5022322B2 (en) Inter-chip terminal connection method, circuit board manufactured using the same, and fire detector including the circuit board
JP4203677B2 (en) Inter-chip terminal connection method, circuit board manufactured using the same, and fire detector including the circuit board
JP2009111334A (en) Optical device and method of manufacturing the same, and semiconductor device
JP5164733B2 (en) Optical semiconductor device and manufacturing method thereof
KR101605645B1 (en) Photoreception device, and method for producing photoreception device
CN108475705B (en) Light receiving module and method for manufacturing light receiving module
KR20150130193A (en) Sensor package and manufacturing method thereof
JP3972758B2 (en) Circuit sealing structure and fire detector
JP5199622B2 (en) Fire detector
JP2010054250A (en) Infrared detector
JP2007171058A (en) Infrared detector
JPH0983011A (en) Optical semiconductor device
WO2016043052A1 (en) Optical sensor module and method for manufacturing same
JP6895480B2 (en) Gas detector
JP2004055846A (en) Method for isolating wiring pattern of printed wiring board and fire detector equipped with printed wiring board whose wiring pattern is isolated thereby

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20080901

RD04 Notification of resignation of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7424

Effective date: 20100805

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20110418

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20110426

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20110627

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20111108

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20111216

A711 Notification of change in applicant

Free format text: JAPANESE INTERMEDIATE CODE: A712

Effective date: 20120112

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20120522

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20120615

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20150622

Year of fee payment: 3

LAPS Cancellation because of no payment of annual fees