JP4945271B2 - シリアル伝送用出力ドライバ - Google Patents

シリアル伝送用出力ドライバ Download PDF

Info

Publication number
JP4945271B2
JP4945271B2 JP2007064319A JP2007064319A JP4945271B2 JP 4945271 B2 JP4945271 B2 JP 4945271B2 JP 2007064319 A JP2007064319 A JP 2007064319A JP 2007064319 A JP2007064319 A JP 2007064319A JP 4945271 B2 JP4945271 B2 JP 4945271B2
Authority
JP
Japan
Prior art keywords
data
circuit
amplitude
transmission
output driver
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2007064319A
Other languages
English (en)
Japanese (ja)
Other versions
JP2008227991A5 (https=
JP2008227991A (ja
Inventor
浩功 林
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Solutions Technology Ltd
Original Assignee
Hitachi ULSI Systems Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi ULSI Systems Co Ltd filed Critical Hitachi ULSI Systems Co Ltd
Priority to JP2007064319A priority Critical patent/JP4945271B2/ja
Publication of JP2008227991A publication Critical patent/JP2008227991A/ja
Publication of JP2008227991A5 publication Critical patent/JP2008227991A5/ja
Application granted granted Critical
Publication of JP4945271B2 publication Critical patent/JP4945271B2/ja
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Logic Circuits (AREA)
  • Dc Digital Transmission (AREA)
JP2007064319A 2007-03-14 2007-03-14 シリアル伝送用出力ドライバ Expired - Fee Related JP4945271B2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2007064319A JP4945271B2 (ja) 2007-03-14 2007-03-14 シリアル伝送用出力ドライバ

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2007064319A JP4945271B2 (ja) 2007-03-14 2007-03-14 シリアル伝送用出力ドライバ

Publications (3)

Publication Number Publication Date
JP2008227991A JP2008227991A (ja) 2008-09-25
JP2008227991A5 JP2008227991A5 (https=) 2009-10-15
JP4945271B2 true JP4945271B2 (ja) 2012-06-06

Family

ID=39846053

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2007064319A Expired - Fee Related JP4945271B2 (ja) 2007-03-14 2007-03-14 シリアル伝送用出力ドライバ

Country Status (1)

Country Link
JP (1) JP4945271B2 (https=)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5109717B2 (ja) * 2008-02-28 2012-12-26 日本電気株式会社 送信回路
JP5417105B2 (ja) * 2009-09-28 2014-02-12 株式会社日立製作所 シリアル出力回路および半導体装置
JP6127759B2 (ja) * 2013-06-14 2017-05-17 富士通株式会社 伝送回路および出力回路
CN112394763A (zh) * 2019-08-15 2021-02-23 成都纳能微电子有限公司 通用串行总线2.0高速驱动器输出幅度自动校准系统

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4384084B2 (ja) * 2005-06-14 2009-12-16 株式会社マクニカ 高速信号伝送のための信号出力回路と高速信号伝送のための方法

Also Published As

Publication number Publication date
JP2008227991A (ja) 2008-09-25

Similar Documents

Publication Publication Date Title
KR101290080B1 (ko) 프리엠퍼시스 회로 및 이를 구비한 차동 전류 신호전송 시스템
CN109565278B (zh) 电压模式驱动器的阻抗和摆幅控制
US8493103B2 (en) Output driver circuit
JP4756965B2 (ja) 出力バッファ回路
KR102003926B1 (ko) 디엠퍼시스 버퍼 회로
JP5563154B2 (ja) 広いコモンモード入力範囲を有する差動比較回路
US9853642B1 (en) Data-dependent current compensation in a voltage-mode driver
US20080088365A1 (en) Semiconductor device and method for decreasing noise of output driver
US20120049897A1 (en) Output buffer circuit and semiconductor device
GB2403083A (en) A voltage-mode differential line driver with current-mode pre-emphasis
KR100678470B1 (ko) 차동 출력 드라이버 및 이를 구비한 반도체 장치
JP4945271B2 (ja) シリアル伝送用出力ドライバ
JPWO2008149480A1 (ja) 受信回路及びデータ伝送システム
CN110650105B (zh) 一种自适应连续时间线性均衡的宽带有源线性均衡器电路
JP2009503985A (ja) 高速ドライバ等化方法及びシステム
JP2011015149A (ja) パルス幅調整型波形等化回路
US10778478B2 (en) Fast-settling voltage reference generator for SERDES applications
US9210011B2 (en) Push-pull source-series terminated transmitter apparatus and method
JP5417105B2 (ja) シリアル出力回路および半導体装置
Heo et al. An Energy and Area-Efficient PAM-4 Data Coding Scheme with Embedded Supply Noise Stabilization for Single-Ended Memory Interface
JP2009060262A (ja) 差動駆動回路
KR20260050617A (ko) 적분 증폭기를 이용한 스위치드 커패시터 등화기
KR20260035510A (ko) 수신 회로 및 그것의 동작 방법
KR20250088387A (ko) 멀티 전압 레벨에 대응하여 복수의 등화 방법을 포함하는 pam-3 송수신기
US20180302093A1 (en) Dynamic impedance control for voltage mode drivers

Legal Events

Date Code Title Description
A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20090901

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20090901

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20120207

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20120305

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20150309

Year of fee payment: 3

LAPS Cancellation because of no payment of annual fees