JP4912900B2 - 半導体装置の作製方法 - Google Patents

半導体装置の作製方法 Download PDF

Info

Publication number
JP4912900B2
JP4912900B2 JP2007019166A JP2007019166A JP4912900B2 JP 4912900 B2 JP4912900 B2 JP 4912900B2 JP 2007019166 A JP2007019166 A JP 2007019166A JP 2007019166 A JP2007019166 A JP 2007019166A JP 4912900 B2 JP4912900 B2 JP 4912900B2
Authority
JP
Japan
Prior art keywords
semiconductor integrated
roller
integrated circuit
flexible substrate
antenna
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2007019166A
Other languages
English (en)
Japanese (ja)
Other versions
JP2007235114A (ja
JP2007235114A5 (https=
Inventor
理 中村
恭介 伊藤
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Semiconductor Energy Laboratory Co Ltd
Original Assignee
Semiconductor Energy Laboratory Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Semiconductor Energy Laboratory Co Ltd filed Critical Semiconductor Energy Laboratory Co Ltd
Priority to JP2007019166A priority Critical patent/JP4912900B2/ja
Publication of JP2007235114A publication Critical patent/JP2007235114A/ja
Publication of JP2007235114A5 publication Critical patent/JP2007235114A5/ja
Application granted granted Critical
Publication of JP4912900B2 publication Critical patent/JP4912900B2/ja
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/01—Manufacture or treatment
    • H10W72/0198—Manufacture or treatment batch processes

Landscapes

  • Wire Bonding (AREA)
  • Thin Film Transistor (AREA)
  • Container, Conveyance, Adherence, Positioning, Of Wafer (AREA)
JP2007019166A 2006-02-03 2007-01-30 半導体装置の作製方法 Expired - Fee Related JP4912900B2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2007019166A JP4912900B2 (ja) 2006-02-03 2007-01-30 半導体装置の作製方法

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP2006027737 2006-02-03
JP2006027737 2006-02-03
JP2007019166A JP4912900B2 (ja) 2006-02-03 2007-01-30 半導体装置の作製方法

Publications (3)

Publication Number Publication Date
JP2007235114A JP2007235114A (ja) 2007-09-13
JP2007235114A5 JP2007235114A5 (https=) 2010-03-11
JP4912900B2 true JP4912900B2 (ja) 2012-04-11

Family

ID=38555337

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2007019166A Expired - Fee Related JP4912900B2 (ja) 2006-02-03 2007-01-30 半導体装置の作製方法

Country Status (1)

Country Link
JP (1) JP4912900B2 (https=)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
AU2010362421B2 (en) 2010-10-14 2015-06-25 Digital Tags Finland Oy Method and arrangement for attaching a chip to a printed conductive surface
WO2013051395A1 (ja) * 2011-10-07 2013-04-11 シャープ株式会社 接着装置およびそれを用いて作製した接着基板
KR102417917B1 (ko) * 2016-04-26 2022-07-07 삼성전자주식회사 공정 시스템 및 그 동작 방법

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62169423A (ja) * 1986-01-22 1987-07-25 Hitachi Ltd 部品移載装置
JPS62274636A (ja) * 1986-05-22 1987-11-28 Mitsubishi Electric Corp ボンデイング装置
JP2628392B2 (ja) * 1990-01-16 1997-07-09 新明和工業株式会社 Ｉｃパッケージのハンドリング方法
JP3255065B2 (ja) * 1997-01-22 2002-02-12 松下電器産業株式会社 チップの搭載装置
JP4480840B2 (ja) * 2000-03-23 2010-06-16 パナソニック株式会社 部品実装装置、及び部品実装方法
US20050204554A1 (en) * 2002-04-04 2005-09-22 Sillner Georg R Method for processing electrical components, especially semiconductor chips, and device for carrying out the method
JP2004356376A (ja) * 2003-05-29 2004-12-16 Matsushita Electric Ind Co Ltd 部品実装装置及び部品実装方法
JP2005215754A (ja) * 2004-01-27 2005-08-11 Dainippon Printing Co Ltd Ｉｃタグ付シートの製造方法およびその製造装置

Also Published As

Publication number Publication date
JP2007235114A (ja) 2007-09-13

Similar Documents

Publication Publication Date Title
CN101013674B (zh) 半导体器件的制造装置及半导体器件的制造方法
US7727809B2 (en) Attachment method, attachment apparatus, manufacturing method of semiconductor device, and manufacturing apparatus of semiconductor device
US8138614B2 (en) Semiconductor device having an antenna with anisotropic conductive adhesive
US8546210B2 (en) Semiconductor device and method for manufacturing the same
JP5712162B2 (ja) 半導体装置
JP2007241999A (ja) 半導体装置
JP2008141167A (ja) 導電層及び導電層を有する基板の形成方法、並びに半導体装置の作製方法
CN101740584A (zh) 半导体器件的制造方法以及半导体器件和电子装置
US8232181B2 (en) Manufacturing method of semiconductor device
JP5108381B2 (ja) 貼りあわせ方法、貼りあわせ装置、半導体装置の作製方法及び半導体装置の製造装置
JP5008289B2 (ja) 半導体装置の作製方法、剥離方法
JP4912900B2 (ja) 半導体装置の作製方法
CN1892983B (zh) 半导体装置的制造方法
JP5008299B2 (ja) 半導体装置の作製方法
JP5072217B2 (ja) 半導体装置の作製方法
JP4864649B2 (ja) 機能性を有する層、及びそれを有する可撓性基板の形成方法、並びに半導体装置の作製方法
JP4749102B2 (ja) 半導体装置の作製方法
JP4845623B2 (ja) 半導体装置の作製方法
JP5127176B2 (ja) 半導体装置の作製方法
JP4908936B2 (ja) 半導体装置の作製方法
JP2007043101A (ja) 半導体装置の作製方法

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20100127

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20100127

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20111026

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20111101

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20111219

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20120117

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20120118

R150 Certificate of patent or registration of utility model

Ref document number: 4912900

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20150127

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20150127

Year of fee payment: 3

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

LAPS Cancellation because of no payment of annual fees