JP4871194B2 - パラメータ抽出方法及び当該パラメータ抽出方法を実行させるプログラムを具備するコンピュータ読み取り可能な記憶媒体 - Google Patents

パラメータ抽出方法及び当該パラメータ抽出方法を実行させるプログラムを具備するコンピュータ読み取り可能な記憶媒体 Download PDF

Info

Publication number
JP4871194B2
JP4871194B2 JP2007107702A JP2007107702A JP4871194B2 JP 4871194 B2 JP4871194 B2 JP 4871194B2 JP 2007107702 A JP2007107702 A JP 2007107702A JP 2007107702 A JP2007107702 A JP 2007107702A JP 4871194 B2 JP4871194 B2 JP 4871194B2
Authority
JP
Japan
Prior art keywords
value
computer
parameter
initial value
model formula
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2007107702A
Other languages
English (en)
Japanese (ja)
Other versions
JP2007310873A5 (https=
JP2007310873A (ja
Inventor
充朗 關
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Semiconductor Energy Laboratory Co Ltd
Original Assignee
Semiconductor Energy Laboratory Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Semiconductor Energy Laboratory Co Ltd filed Critical Semiconductor Energy Laboratory Co Ltd
Priority to JP2007107702A priority Critical patent/JP4871194B2/ja
Publication of JP2007310873A publication Critical patent/JP2007310873A/ja
Publication of JP2007310873A5 publication Critical patent/JP2007310873A5/ja
Application granted granted Critical
Publication of JP4871194B2 publication Critical patent/JP4871194B2/ja
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

JP2007107702A 2006-04-18 2007-04-17 パラメータ抽出方法及び当該パラメータ抽出方法を実行させるプログラムを具備するコンピュータ読み取り可能な記憶媒体 Expired - Fee Related JP4871194B2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2007107702A JP4871194B2 (ja) 2006-04-18 2007-04-17 パラメータ抽出方法及び当該パラメータ抽出方法を実行させるプログラムを具備するコンピュータ読み取り可能な記憶媒体

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP2006114945 2006-04-18
JP2006114945 2006-04-18
JP2007107702A JP4871194B2 (ja) 2006-04-18 2007-04-17 パラメータ抽出方法及び当該パラメータ抽出方法を実行させるプログラムを具備するコンピュータ読み取り可能な記憶媒体

Publications (3)

Publication Number Publication Date
JP2007310873A JP2007310873A (ja) 2007-11-29
JP2007310873A5 JP2007310873A5 (https=) 2010-03-11
JP4871194B2 true JP4871194B2 (ja) 2012-02-08

Family

ID=38843626

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2007107702A Expired - Fee Related JP4871194B2 (ja) 2006-04-18 2007-04-17 パラメータ抽出方法及び当該パラメータ抽出方法を実行させるプログラムを具備するコンピュータ読み取り可能な記憶媒体

Country Status (1)

Country Link
JP (1) JP4871194B2 (https=)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP2180631A1 (en) * 2008-10-24 2010-04-28 Gemalto SA Cryptographic algorithm fault protections
JP5463856B2 (ja) * 2009-11-02 2014-04-09 富士通株式会社 入力パラメータ値セット特定プログラム、方法及び装置
JP5691702B2 (ja) 2011-03-18 2015-04-01 富士通株式会社 実行可能領域の可視化技術
KR102074972B1 (ko) * 2018-11-19 2020-02-07 현대오트론 주식회사 모터 제어기의 성능 시험 시뮬레이션 장치 및 방법

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2001148333A (ja) * 1999-11-19 2001-05-29 Mitsubishi Electric Corp 物性モデルのパラメータ抽出方法及び記録媒体、並びに非線形素子の製造方法
JP2001350741A (ja) * 2000-06-05 2001-12-21 Rikogaku Shinkokai 振動解析の方法および装置ならびにコンピュータ読み取り可能な記録媒体
TW200537322A (en) * 2004-03-31 2005-11-16 Evolvable Systems Res Inst Inc Parameter adjuster and parameter adjusting method

Also Published As

Publication number Publication date
JP2007310873A (ja) 2007-11-29

Similar Documents

Publication Publication Date Title
TWI444844B (zh) 模擬參數校正技術
US9483602B2 (en) Method and system for identifying rare-event failure rates
US11341304B2 (en) Machine learning based methods and apparatus for integrated circuit design delay calculation and verification
KR20220048941A (ko) 인공 신경망을 이용한 트랜지스터 컴팩트 모델링 시스템, 방법 및 컴퓨터 프로그램 제품
CN102314522B (zh) 一种模拟集成电路设计优化方法
TWI689833B (zh) 調整用於靜態時序分析的時序降額的方法與電腦設備
US8612908B2 (en) Method and system for verification of electrical circuit designs at process, voltage, and temperature corners
US7933747B2 (en) Method and system for simulating dynamic behavior of a transistor
JP5176895B2 (ja) Ｓｒａｍ形状パラメータ等の多目的最適化設計支援装置、方法、及びプログラム
JP5044635B2 (ja) 回路動作の最悪条件決定システム、方法およびプログラム
JP4871194B2 (ja) パラメータ抽出方法及び当該パラメータ抽出方法を実行させるプログラムを具備するコンピュータ読み取り可能な記憶媒体
US10878155B2 (en) System and method for estimating leakage power of circuit design at early stage
JPWO2008155830A1 (ja) 回路シミュレーションモデル生成装置、回路シミュレーションモデル生成プログラム、回路シミュレーションモデル生成方法及び回路シミュレーション装置
TW202016739A (zh) 分段記憶體實體
US10803218B1 (en) Processor-implemented systems using neural networks for simulating high quantile behaviors in physical systems
US8676547B2 (en) Parameter extraction method
US8301431B2 (en) Apparatus and method for accelerating simulations and designing integrated circuits and other systems
US10331823B2 (en) Method and system of fast nested-loop circuit verification for process and environmental variation and hierarchical circuits
CN115136240A (zh) 利用泄漏电流中的统计变化设计动态随机存取存储器传输晶体管
JP2005196265A (ja) 遅延ライブラリ作成方法および遅延ライブラリ作成装置
KR20010061988A (ko) 아날로그 회로의 최악의 경우 성능 모델링
JP4777227B2 (ja) パラメータ抽出方法及び回路動作検証方法並びに当該パラメータ抽出方法を実行させるためのプログラムを具備する記憶媒体
Statter et al. A novel high-throughput method for table look-up based analog design automation
WO2012018571A1 (en) Methods, systems, and articles of manufacture for implementing electronic circuit designs with electro-migration awareness
Shoniker Accelerated verification of integrated circuits against the effects of process, voltage and temperature variations

Legal Events

Date Code Title Description
A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20100121

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20100121

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20110629

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20110712

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20110901

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20111115

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20111118

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20141125

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20141125

Year of fee payment: 3

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

LAPS Cancellation because of no payment of annual fees