JP4817946B2 - 表示装置の作製方法 - Google Patents

表示装置の作製方法 Download PDF

Info

Publication number
JP4817946B2
JP4817946B2 JP2006110404A JP2006110404A JP4817946B2 JP 4817946 B2 JP4817946 B2 JP 4817946B2 JP 2006110404 A JP2006110404 A JP 2006110404A JP 2006110404 A JP2006110404 A JP 2006110404A JP 4817946 B2 JP4817946 B2 JP 4817946B2
Authority
JP
Japan
Prior art keywords
layer
electrode layer
conductive layer
conductive
impurity region
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2006110404A
Other languages
English (en)
Japanese (ja)
Other versions
JP2006317926A (ja
JP2006317926A5 (enExample
Inventor
健吾 秋元
久 大谷
美佐子 廣末
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Semiconductor Energy Laboratory Co Ltd
Original Assignee
Semiconductor Energy Laboratory Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Semiconductor Energy Laboratory Co Ltd filed Critical Semiconductor Energy Laboratory Co Ltd
Priority to JP2006110404A priority Critical patent/JP4817946B2/ja
Publication of JP2006317926A publication Critical patent/JP2006317926A/ja
Publication of JP2006317926A5 publication Critical patent/JP2006317926A5/ja
Application granted granted Critical
Publication of JP4817946B2 publication Critical patent/JP4817946B2/ja
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Electroluminescent Light Sources (AREA)
  • Devices For Indicating Variable Information By Combining Individual Elements (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Thin Film Transistor (AREA)
JP2006110404A 2005-04-15 2006-04-13 表示装置の作製方法 Expired - Fee Related JP4817946B2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2006110404A JP4817946B2 (ja) 2005-04-15 2006-04-13 表示装置の作製方法

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP2005117723 2005-04-15
JP2005117723 2005-04-15
JP2006110404A JP4817946B2 (ja) 2005-04-15 2006-04-13 表示装置の作製方法

Publications (3)

Publication Number Publication Date
JP2006317926A JP2006317926A (ja) 2006-11-24
JP2006317926A5 JP2006317926A5 (enExample) 2009-03-19
JP4817946B2 true JP4817946B2 (ja) 2011-11-16

Family

ID=37538617

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2006110404A Expired - Fee Related JP4817946B2 (ja) 2005-04-15 2006-04-13 表示装置の作製方法

Country Status (1)

Country Link
JP (1) JP4817946B2 (enExample)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7369111B2 (en) 2003-04-29 2008-05-06 Samsung Electronics Co., Ltd. Gate driving circuit and display apparatus having the same
KR101376073B1 (ko) * 2007-06-14 2014-03-21 삼성디스플레이 주식회사 박막 트랜지스터, 이를 포함하는 어레이 기판 및 이의 제조방법
JP2009037100A (ja) * 2007-08-03 2009-02-19 Sony Corp 表示装置
US8570455B2 (en) 2008-04-02 2013-10-29 Nlt Technologies, Ltd. Semiconductor device, semiconductor device manufacturing method, liquid crystal display device and electronic apparatus
KR101629347B1 (ko) 2008-12-23 2016-06-13 삼성디스플레이 주식회사 어레이 기판 및 이를 갖는 표시장치
KR101540327B1 (ko) 2009-02-16 2015-07-30 삼성디스플레이 주식회사 어레이 기판 및 이를 갖는 표시장치
SG178057A1 (en) * 2009-10-16 2012-03-29 Semiconductor Energy Lab Logic circuit and semiconductor device
KR101701779B1 (ko) 2010-11-19 2017-02-03 삼성디스플레이 주식회사 입체 영상 표시 방법 및 이를 수행하는 표시 장치
KR102008687B1 (ko) 2012-08-22 2019-08-09 삼성디스플레이 주식회사 커브드 액정표시패널 및 이를 갖는 커브드 표시장치
KR102175441B1 (ko) 2014-01-07 2020-11-09 삼성디스플레이 주식회사 게이트 회로의 보호 방법 및 이를 수행하는 표시 장치

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2717234B2 (ja) * 1991-05-11 1998-02-18 株式会社 半導体エネルギー研究所 絶縁ゲイト型電界効果半導体装置およびその作製方法
JP2717233B2 (ja) * 1991-03-06 1998-02-18 株式会社 半導体エネルギー研究所 絶縁ゲイト型電界効果半導体装置およびその作製方法
JP3641342B2 (ja) * 1997-03-07 2005-04-20 Tdk株式会社 半導体装置及び有機elディスプレイ装置
JP2002134756A (ja) * 2000-10-26 2002-05-10 Matsushita Electric Ind Co Ltd 半導体装置およびその製造方法
JP4739510B2 (ja) * 2000-12-15 2011-08-03 株式会社半導体エネルギー研究所 半導体装置およびその作製方法
JP4338934B2 (ja) * 2001-03-27 2009-10-07 株式会社半導体エネルギー研究所 配線の作製方法
TWI221340B (en) * 2003-05-30 2004-09-21 Ind Tech Res Inst Thin film transistor and method for fabricating thereof
JP2006250985A (ja) * 2005-03-08 2006-09-21 Sanyo Epson Imaging Devices Corp 電気光学装置及び電子機器

Also Published As

Publication number Publication date
JP2006317926A (ja) 2006-11-24

Similar Documents

Publication Publication Date Title
JP5674846B2 (ja) 表示装置
US8592861B2 (en) Display device and manufacturing method of the display device
US9419064B2 (en) Method for manufacturing display device
US8674366B2 (en) Display device and manufacturing method of display device
KR101217111B1 (ko) 표시장치 및 그것의 제조방법
JP4817946B2 (ja) 表示装置の作製方法
JP5057652B2 (ja) 薄膜トランジスタの作製方法
JP4689439B2 (ja) 発光装置
JP4860343B2 (ja) 表示装置の作製方法
JP5236903B2 (ja) 表示装置及び表示装置の作製方法
JP5116212B2 (ja) 薄膜トランジスタの作製方法
JP5008357B2 (ja) 表示装置の作製方法
JP5072202B2 (ja) 表示装置の作製方法

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20090129

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20090129

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20110818

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20110823

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20110830

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20140909

Year of fee payment: 3

R150 Certificate of patent or registration of utility model

Ref document number: 4817946

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20140909

Year of fee payment: 3

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

LAPS Cancellation because of no payment of annual fees