JP4775676B2 - Battery protection device - Google Patents
Battery protection device Download PDFInfo
- Publication number
- JP4775676B2 JP4775676B2 JP2009233079A JP2009233079A JP4775676B2 JP 4775676 B2 JP4775676 B2 JP 4775676B2 JP 2009233079 A JP2009233079 A JP 2009233079A JP 2009233079 A JP2009233079 A JP 2009233079A JP 4775676 B2 JP4775676 B2 JP 4775676B2
- Authority
- JP
- Japan
- Prior art keywords
- fet
- protection device
- battery
- charging
- drain
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4911—Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain
- H01L2224/49113—Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain the connectors connecting different bonding areas on the semiconductor or solid-state body to a common bonding area outside the body, e.g. converging wires
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02E—REDUCTION OF GREENHOUSE GAS [GHG] EMISSIONS, RELATED TO ENERGY GENERATION, TRANSMISSION OR DISTRIBUTION
- Y02E60/00—Enabling technologies; Technologies with a potential or indirect contribution to GHG emissions mitigation
- Y02E60/10—Energy storage using batteries
Landscapes
- Charge And Discharge Circuits For Batteries Or The Like (AREA)
- Secondary Cells (AREA)
- Protection Of Static Devices (AREA)
Description
本発明は、リチウムイオン電池等の二次電池を保護するための電池保護装置に関する。 The present invention relates to a battery protection device for protecting a secondary battery such as a lithium ion battery.
携帯電話装置等で使用される再充電可能な電池パックは、リチウムイオン電池を絶縁性のパッケージに内蔵したものである。この電池パックには、上記電池に対する過放電や過充電を防止するための充電保護装置が内蔵されている。この保護装置を構成する複数の回路部品、具体的には図4に示すように、充電用スイッチ手段としての電界効果型のトランジスタ(FET)21、放電用スイッチ手段としてのFET22、保護IC23が印刷配線パターンを有する回路基板24に別々のパッケージ品として実装される。なお、FETとしては、日本電気株式会社、三菱電機株式会社、又は株式会社日立製作所による製品等を使うことができる。また、保護ICとしては、本件出願人であるミツミ電機株式会社製の製品を使うことができる。
A rechargeable battery pack used in a cellular phone device or the like has a lithium ion battery built in an insulating package. This battery pack incorporates a charge protection device for preventing overdischarge and overcharge of the battery. A plurality of circuit components constituting this protection device, specifically, a field effect transistor (FET) 21 as a charging switch means, an
また、現在、携帯機器等は小型化が進んでおり、電池パックの小型化も必要とされている。 At present, portable devices and the like are being miniaturized, and the battery pack is also required to be miniaturized.
ところで、上記従来の充電保護装置では、充電用FET、放電用FET、保護ICを、上記回路基板上に別々のパッケージとして配設しているので、軽量化、小型化、配線の簡素化が困難であった。また、実装不良の低減も困難である。 By the way, in the conventional charge protection device, since the charging FET, the discharging FET, and the protection IC are arranged as separate packages on the circuit board, it is difficult to reduce the weight, reduce the size, and simplify the wiring. Met. It is also difficult to reduce mounting defects.
本発明は、上記実情に鑑みてなされたものであり、軽量化、小型化、配線の簡素化、実装不良の低減を可能とする電池保護装置の提供を目的とする。 The present invention has been made in view of the above circumstances, and an object of the present invention is to provide a battery protection device that can be reduced in weight, reduced in size, simplified in wiring, and reduced in mounting defects.
本発明に係る電池保護装置は、二次電池における過充電及び過放電を防止するための1パッケージ化された電池保護装置であって、前記二次電池に接続され、ドレインとゲート電極とソース電極とを有する充電用FETと、前記二次電池に接続され、ドレインとゲート電極とソース電極とを有する放電用FETと、前記二次電池の両端電圧に基づき前記充電用FETと前記放電用FETとを制御して前記二次電池の過充電及び過放電を防ぐ保護ICと、外部導出配線を備えたマウント手段とを備え、前記マウント手段には、前記充電用FETと前記放電用FETと前記保護ICとがマウントされ、前記マウント手段上で、前記充電用FETのドレインと前記放電用FETのドレインとが電気的に接続され、前記マウント手段上で、前記充電用FETのゲート電極と前記放電用FETのゲート電極は、各々前記保護ICと電気的に接続されていることを特徴とする。 A battery protection device according to the present invention is a battery protection device in one package for preventing overcharge and overdischarge in a secondary battery, and is connected to the secondary battery, and includes a drain, a gate electrode, and a source electrode. A charging FET having a drain, a gate electrode and a source electrode connected to the secondary battery, and the charging FET and the discharging FET based on a voltage across the secondary battery. And a protection IC for preventing overcharge and overdischarge of the secondary battery and a mounting means having external lead-out wiring, and the mounting means includes the charging FET, the discharging FET, and the protection. IC is mounted, and the drain of the charging FET and the drain of the discharging FET are electrically connected on the mounting means, and the charging means is connected on the mounting means. The gate electrode of the discharging FET and the gate electrode of the ET is characterized by being connected respectively to the protection IC electrically.
本発明によれば、電池保護装置の軽量化、小型化、配線の簡素化、実装不良の低減を可能とする。 According to the present invention, it is possible to reduce the weight, size, wiring, and mounting defects of the battery protection device.
以下、本発明の実施の形態について図面を参照しながら説明する。この実施の形態は、リチウムイオン電池における過充電及び過放電を防止するための電池保護装置であり、図1に示すように、充電制御用スイッチとしてのFET(充電用FET)1と、放電制御用スイッチとしてのFET(放電用FET)2と、保護IC3とを樹脂4にて封止し、1パッケージ化してなる。
Hereinafter, embodiments of the present invention will be described with reference to the drawings. This embodiment is a battery protection device for preventing overcharge and overdischarge in a lithium ion battery. As shown in FIG. 1, an FET (charge FET) 1 as a charge control switch, and a discharge control are provided. An FET (discharge FET) 2 as a switch for use and a
この電池保護装置の製造手順を説明する。リードフレーム5の枠6には搬送用の孔7が開けられている。また、リードフレーム5上には、充電量FET及び放電用FETと、保護IC用とに電位の異なるダイパッド8と、ダイパッド9が用意されている。二つのダイパッド8及び9の周囲にはリードフレーム5のインナーリード10が設けられている。また、インナーリード10と、このインナーリード10に続くアウターリード11との間には、タイバー部12が設けられている。
The manufacturing procedure of this battery protection device will be described. A transport hole 7 is formed in the
一方のダイパッド9にマウントされた保護IC3、他方のダイパッド8にマウントされた充電用FET1及び放電用FET2は、それぞれの各電極とインナーリード10とを金Auなどからなるワイヤ13によりボンディング接続している。例えば、充電用FET1は、ゲートGとソースSをインナーリード10にボンディング接続している。FETのドレインDはチップの裏面全面であり、FET同士(1と2)はダイパッド部の銀Agペーストによりドレインを接続させている。ここで、放電用FET2のソース電極Sからリードフレーム10の一部に多数のワイヤ13がボンディングされているのは、例えば5A程度の大電流が流れたときに単数のワイヤ13の溶断を防ぐためである。ワイヤ1本は1A程度で溶断する。
The
ワイヤ(Au)13でボンディング接続した後、保護IC3と、充電量FET1及び放電用FET2は、まとめて樹脂4により封止される。その後、フレーム枠6とタイバー部12とを切り取り、各アウターリード11を独立させて図2に示すような1パッケージ化された電池保護装置14が作成される。この1パッケージ化された電池保護装置14は、図3に示すように基板15上に配設される。基板15上には、図示しないコンデンサ、抵抗等も配設される。コンデンサ、抵抗等、その他の部品はユーザにより定数が異なることが多い為、1パッケージ化していない。
After the bonding connection with the wire (Au) 13, the
以上、上記電池保護装置14は、充電用FET1、放電用FET2、保護IC3を、1パッケージ化して回路基板15に配設することができるので、軽量化、小型化、配線の簡素化が可能である。
As described above, the
また、上記FET等の部品を一つにまとめてモジュール化したので、半田付け個所を減らすことができ、結果的に信頼性を向上でき、実装不良の低減を可能とする。 In addition, since the parts such as the FET are integrated into a module, the number of soldering points can be reduced, and as a result, the reliability can be improved and the mounting defects can be reduced.
1 充電用FET
2 放電用FET
3 保護IC
4 封止樹脂
5 リードフレーム
1 Charging FET
2 Discharge FET
3 Protection IC
4 Sealing
Claims (6)
前記二次電池に接続され、ドレインとゲート電極とソース電極とを有する充電用FETと、
前記二次電池に接続され、ドレインとゲート電極とソース電極とを有する放電用FETと、
前記二次電池の両端電圧に基づき前記充電用FETと前記放電用FETとを制御して前記二次電池の過充電及び過放電を防ぐ保護ICと、
外部導出配線を備えたマウント手段とを備え、
前記マウント手段には、前記充電用FETと前記放電用FETと前記保護ICとがマウントされ、
前記マウント手段上で、前記充電用FETのドレインと前記放電用FETのドレインとが電気的に接続され、
前記マウント手段上で、前記充電用FETのゲート電極と前記放電用FETのゲート電極は、各々前記保護ICと電気的に接続されていることを特徴とする電池保護装置。 A battery protection device in one package for preventing overcharge and overdischarge in a secondary battery,
A charging FET connected to the secondary battery and having a drain, a gate electrode, and a source electrode;
A discharge FET connected to the secondary battery and having a drain, a gate electrode, and a source electrode;
A protection IC that controls the charging FET and the discharging FET based on the voltage across the secondary battery to prevent overcharge and overdischarge of the secondary battery;
Mounting means with external lead-out wiring,
The charging means, the discharging FET and the protection IC are mounted on the mounting means,
On the mounting means, the drain of the charging FET and the drain of the discharging FET are electrically connected,
The battery protection device, wherein the gate electrode of the charging FET and the gate electrode of the discharging FET are electrically connected to the protection IC on the mounting means.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2009233079A JP4775676B2 (en) | 1999-10-29 | 2009-10-07 | Battery protection device |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP30909999A JP4617524B2 (en) | 1999-10-29 | 1999-10-29 | Battery protection device |
JP2009233079A JP4775676B2 (en) | 1999-10-29 | 2009-10-07 | Battery protection device |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP30909999A Division JP4617524B2 (en) | 1999-10-29 | 1999-10-29 | Battery protection device |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2010011736A JP2010011736A (en) | 2010-01-14 |
JP4775676B2 true JP4775676B2 (en) | 2011-09-21 |
Family
ID=17988885
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP30909999A Expired - Lifetime JP4617524B2 (en) | 1999-10-29 | 1999-10-29 | Battery protection device |
JP2009233079A Expired - Fee Related JP4775676B2 (en) | 1999-10-29 | 2009-10-07 | Battery protection device |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP30909999A Expired - Lifetime JP4617524B2 (en) | 1999-10-29 | 1999-10-29 | Battery protection device |
Country Status (1)
Country | Link |
---|---|
JP (2) | JP4617524B2 (en) |
Families Citing this family (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4882235B2 (en) * | 2005-01-27 | 2012-02-22 | ミツミ電機株式会社 | Battery protection module |
US7868432B2 (en) * | 2006-02-13 | 2011-01-11 | Fairchild Semiconductor Corporation | Multi-chip module for battery power control |
KR100943594B1 (en) * | 2006-03-27 | 2010-02-24 | 삼성에스디아이 주식회사 | Single unit protection circuit module and battery pack using it |
JP5165543B2 (en) * | 2008-11-28 | 2013-03-21 | 株式会社日立超エル・エス・アイ・システムズ | Battery monitoring device and battery monitoring semiconductor device |
KR101093907B1 (en) | 2009-11-26 | 2011-12-13 | 삼성에스디아이 주식회사 | Semiconductor device for protection battery cell, protection circuit module and battery pack having the same |
KR101054888B1 (en) * | 2009-12-21 | 2011-08-05 | 주식회사 아이티엠반도체 | Integrated chip arrangement of battery protection circuit |
JP6795888B2 (en) | 2016-01-06 | 2020-12-02 | 力智電子股▲フン▼有限公司uPI Semiconductor Corp. | Semiconductor devices and mobile devices using them |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3622243B2 (en) * | 1995-01-12 | 2005-02-23 | 宇部興産株式会社 | Charge / discharge protection device for secondary battery |
JPH09117068A (en) * | 1995-10-18 | 1997-05-02 | Nemic Lambda Kk | Charging/discharging power module |
JP3597617B2 (en) * | 1995-12-27 | 2004-12-08 | 株式会社日立超エル・エス・アイ・システムズ | Secondary battery protection circuit |
JPH11215716A (en) * | 1998-01-20 | 1999-08-06 | Matsushita Electric Ind Co Ltd | Battery managing apparatus, battery package, and electronic appliance |
-
1999
- 1999-10-29 JP JP30909999A patent/JP4617524B2/en not_active Expired - Lifetime
-
2009
- 2009-10-07 JP JP2009233079A patent/JP4775676B2/en not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
JP2010011736A (en) | 2010-01-14 |
JP4617524B2 (en) | 2011-01-26 |
JP2001135361A (en) | 2001-05-18 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP4775676B2 (en) | Battery protection device | |
US6610923B1 (en) | Multi-chip module utilizing leadframe | |
JP4190510B2 (en) | Secondary battery protection circuit module and battery pack using the same | |
JP2005011986A (en) | Semiconductor device | |
US8966749B2 (en) | Manufacturing method for protection circuit module of secondary battery | |
JPH041503B2 (en) | ||
JPH08306723A (en) | Electronic circuit board and its preparation | |
KR100851048B1 (en) | Usb memory package and the method for production the same | |
JP2002135080A (en) | Surface acoustic wave device and its manufacturing method | |
CN104753036A (en) | Integrated battery protection chip, battery protection circuit composite and battery | |
JP3993336B2 (en) | Rechargeable battery protection circuit module | |
KR102128868B1 (en) | Battery protection circuit package and method of fabricating the same | |
JP2002368219A (en) | One-chip dual-insulated gate semiconductor device | |
KR100441287B1 (en) | Circuit module for protecting a rechargeable battery and method of manufacture thereof | |
CN212113705U (en) | Power semiconductor module | |
US7199468B2 (en) | Hybrid integrated circuit device with high melting point brazing material | |
KR102423619B1 (en) | Package module | |
JP2002141506A (en) | Packaging structure of two-way switch and protection circuit having the two-way switch | |
JPH04144269A (en) | Hybrid integrated circuit device | |
JP4688554B2 (en) | Manufacturing method of electronic component mounting body | |
JP2006186299A (en) | Electronic-component mounting device, protection circuit module for secondary battery and battery pack using the same | |
JP2004356499A (en) | Method for manufacturing semiconductor device | |
KR101595501B1 (en) | Package of battery protection circuits module and battery pack | |
JPH09172033A (en) | Semiconductor device and manufacture thereof | |
TW200937600A (en) | Circuit module |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20091015 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20110602 |
|
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20110615 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 4775676 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20140708 Year of fee payment: 3 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
LAPS | Cancellation because of no payment of annual fees |