JP4729490B2 - データ処理システム - Google Patents

データ処理システム Download PDF

Info

Publication number
JP4729490B2
JP4729490B2 JP2006525227A JP2006525227A JP4729490B2 JP 4729490 B2 JP4729490 B2 JP 4729490B2 JP 2006525227 A JP2006525227 A JP 2006525227A JP 2006525227 A JP2006525227 A JP 2006525227A JP 4729490 B2 JP4729490 B2 JP 4729490B2
Authority
JP
Japan
Prior art keywords
data processing
memory
node
processing system
local memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2006525227A
Other languages
English (en)
Japanese (ja)
Other versions
JP2007504549A5 (OSRAM
JP2007504549A (ja
Inventor
ピーテル、ファン、デル、ウォルフ
ヨセフス、テー．イェー．ファン、アイイェンドーフェン
ヨハネス、ブーンストラ
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Koninklijke Philips NV
Original Assignee
Koninklijke Philips NV
Koninklijke Philips Electronics NV
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Koninklijke Philips NV, Koninklijke Philips Electronics NV filed Critical Koninklijke Philips NV
Publication of JP2007504549A publication Critical patent/JP2007504549A/ja
Publication of JP2007504549A5 publication Critical patent/JP2007504549A5/ja
Application granted granted Critical
Publication of JP4729490B2 publication Critical patent/JP4729490B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G06F13/1605—Handling requests for interconnection or transfer for access to memory bus based on arbitration
    • G06F13/1652—Handling requests for interconnection or transfer for access to memory bus based on arbitration in a multiprocessor architecture
    • G06F13/1663—Access to shared memory
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0806—Multiuser, multiprocessor or multiprocessing cache systems
    • G06F12/0815—Cache consistency protocols
    • G06F12/0831—Cache consistency protocols using a bus scheme, e.g. with bus monitoring or watching means

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)
  • Information Transfer Systems (AREA)
JP2006525227A 2003-09-04 2004-08-19 データ処理システム Expired - Fee Related JP4729490B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
EP03103293.1 2003-09-04
EP03103293 2003-09-04
PCT/IB2004/051491 WO2005026964A2 (en) 2003-09-04 2004-08-19 Data processing system

Publications (3)

Publication Number Publication Date
JP2007504549A JP2007504549A (ja) 2007-03-01
JP2007504549A5 JP2007504549A5 (OSRAM) 2007-10-11
JP4729490B2 true JP4729490B2 (ja) 2011-07-20

Family

ID=34306924

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2006525227A Expired - Fee Related JP4729490B2 (ja) 2003-09-04 2004-08-19 データ処理システム

Country Status (7)

Country Link
US (1) US7870347B2 (OSRAM)
EP (1) EP1671233B1 (OSRAM)
JP (1) JP4729490B2 (OSRAM)
KR (1) KR101109016B1 (OSRAM)
CN (1) CN100520748C (OSRAM)
AT (1) ATE534080T1 (OSRAM)
WO (1) WO2005026964A2 (OSRAM)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20190086911A (ko) 2018-01-15 2019-07-24 주식회사 경인기계 팬 및 이를 포함하는 냉각탑

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1751667B1 (en) 2004-05-18 2008-05-21 Koninklijke Philips Electronics N.V. Integrated circuit and method for buffering to optimize burst length in networks on chips
US7561584B1 (en) * 2005-11-09 2009-07-14 Sun Microsystems, Inc. Implementation of a graph property in a switching fabric for fast networking
CN103186501A (zh) * 2011-12-29 2013-07-03 中兴通讯股份有限公司 一种多处理器共享存储方法及系统
JP5992652B1 (ja) 2013-09-02 2016-09-14 フィリップス ライティング ホールディング ビー ヴィ 透明なコンピュータ構造
US20160164999A1 (en) * 2014-12-09 2016-06-09 International Business Machines Corporation Hybrid web storage model
CN107368523B (zh) * 2017-06-07 2020-05-12 武汉斗鱼网络科技有限公司 一种数据处理方法及系统
EP3798850B1 (en) * 2018-06-27 2025-11-19 Shanghai Cambricon Information Technology Co., Ltd On-chip code breakpoint debugging method, on-chip processor, and chip breakpoint debugging system
WO2020078470A1 (zh) * 2018-10-18 2020-04-23 上海寒武纪信息科技有限公司 片上网络数据处理方法及装置
US11250015B2 (en) 2020-02-07 2022-02-15 Coupang Corp. Systems and methods for low-latency aggregated-data provision
CN115311125A (zh) * 2022-07-04 2022-11-08 深圳市国微电子有限公司 图像处理方法、装置及芯片系统

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63236159A (ja) * 1987-03-25 1988-10-03 Hitachi Ltd 並列プロセツサのメモリアクセス方式
GB8713460D0 (en) * 1987-06-09 1987-07-15 Philips Nv Data processing system
GB8914352D0 (en) 1989-06-22 1989-08-09 Int Computers Ltd Multiprocessor data processing system
US5261067A (en) 1990-04-17 1993-11-09 North American Philips Corp. Method and apparatus for providing synchronized data cache operation for processors in a parallel processing system
CA2051029C (en) * 1990-11-30 1996-11-05 Pradeep S. Sindhu Arbitration of packet switched busses, including busses for shared memory multiprocessors
US5469542A (en) * 1991-07-22 1995-11-21 International Business Machines Corporation Serial diagnostic interface bus for multiprocessor systems
JP2819982B2 (ja) * 1993-03-18 1998-11-05 株式会社日立製作所 範囲指定可能なキャッシュ一致保証機能を有するマルチプロセッサシステム
US6292705B1 (en) * 1998-09-29 2001-09-18 Conexant Systems, Inc. Method and apparatus for address transfers, system serialization, and centralized cache and transaction control, in a symetric multiprocessor system
TW440793B (en) 1998-02-25 2001-06-16 Koninkl Philips Electronics Nv A method for structuring a multi-instruction computer program from basic blocks that compose from internal instructions and external jumps in an internal directed acyclic graph, and a processor loaded with such program
JP4179677B2 (ja) 1998-09-04 2008-11-12 株式会社ルネサステクノロジ マルチプロセッサ装置
US6625700B2 (en) * 2001-05-31 2003-09-23 Sun Microsystems, Inc. Arbitration and select logic for accessing a shared memory
US6961804B2 (en) * 2001-07-20 2005-11-01 International Business Machines Corporation Flexible techniques for associating cache memories with processors and main memory
US7024506B1 (en) * 2002-12-27 2006-04-04 Cypress Semiconductor Corp. Hierarchically expandable fair arbiter

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20190086911A (ko) 2018-01-15 2019-07-24 주식회사 경인기계 팬 및 이를 포함하는 냉각탑

Also Published As

Publication number Publication date
KR101109016B1 (ko) 2012-01-31
WO2005026964A3 (en) 2006-08-31
US7870347B2 (en) 2011-01-11
US20070028038A1 (en) 2007-02-01
EP1671233A2 (en) 2006-06-21
JP2007504549A (ja) 2007-03-01
EP1671233B1 (en) 2011-11-16
WO2005026964A2 (en) 2005-03-24
KR20060080186A (ko) 2006-07-07
ATE534080T1 (de) 2011-12-15
CN100520748C (zh) 2009-07-29
CN1902611A (zh) 2007-01-24

Similar Documents

Publication Publication Date Title
KR101574278B1 (ko) 피어투피어 특수 목적 프로세서 아키텍처 및 방법
US10210117B2 (en) Computing architecture with peripherals
US8645959B2 (en) Method and apparatus for communication between two or more processing elements
US10169087B2 (en) Technique for preserving memory affinity in a non-uniform memory access data processing system
JP2000348002A (ja) ハブおよびポートを持つ転送コントローラ・アーキテクチャ
JP4729490B2 (ja) データ処理システム
CN104756094B (zh) 消息讯号中断的通信
US20120311266A1 (en) Multiprocessor and image processing system using the same
US7380102B2 (en) Communication link control among inter-coupled multiple processing units in a node to respective units in another node for request broadcasting and combined response
CN110035021B (zh) 针对原子数据访问请求进行的资源分配
US20180212894A1 (en) Fork transfer of data between multiple agents within a reconfigurable fabric
CN101561754B (zh) 免划分的多插槽存储器系统架构
US20240338330A1 (en) Apparatus and method for supporting data input/output operation based on a data attribute in a shared memory device or a memory expander
JPH10260895A (ja) 半導体記憶装置およびそれを用いた計算機システム
JP2002198987A (ja) ハブおよびポート付き転送コントローラのアクティブ・ポート
CN100422978C (zh) 具有多个互相通信的数字信号处理器的集成电路
CN113687955B (zh) 一种高效处理gpu片内和片间缓存一致性的数字电路设计方法
JP2015170313A (ja) 演算処理装置および演算処理装置の制御方法
JP2009505178A (ja) 少なくとも２つの命令実行部と少なくともデータ及び／または命令のための第１記憶装置または記憶領域とを備えたコンピュータシステムにおいて、データ及び／または命令を格納する装置及び方法
NZ716954B2 (en) Computing architecture with peripherals
JP2008112324A (ja) データ転送方法およびデータ転送装置

Legal Events

Date Code Title Description
RD02 Notification of acceptance of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7422

Effective date: 20070511

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20070816

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20070816

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20101122

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20101130

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20110221

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20110322

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20110418

R150 Certificate of patent or registration of utility model

Ref document number: 4729490

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20140422

Year of fee payment: 3

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

LAPS Cancellation because of no payment of annual fees
S111 Request for change of ownership or part of ownership

Free format text: JAPANESE INTERMEDIATE CODE: R313113

S531 Written request for registration of change of domicile

Free format text: JAPANESE INTERMEDIATE CODE: R313531

S533 Written request for registration of change of name

Free format text: JAPANESE INTERMEDIATE CODE: R313533

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350