JP4683845B2 - 通信モジュールにおいて隠しアドレスを実装するシステムおよび方法 - Google Patents

通信モジュールにおいて隠しアドレスを実装するシステムおよび方法 Download PDF

Info

Publication number
JP4683845B2
JP4683845B2 JP2004036173A JP2004036173A JP4683845B2 JP 4683845 B2 JP4683845 B2 JP 4683845B2 JP 2004036173 A JP2004036173 A JP 2004036173A JP 2004036173 A JP2004036173 A JP 2004036173A JP 4683845 B2 JP4683845 B2 JP 4683845B2
Authority
JP
Japan
Prior art keywords
bus
address
hidden
password
module
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2004036173A
Other languages
English (en)
Japanese (ja)
Other versions
JP2004252977A5 (https=
JP2004252977A (ja
Inventor
タカシ・ヒダイ
ピーター・エイチ・マホワルド
Original Assignee
アバゴ・テクノロジーズ・ファイバー・アイピー（シンガポール）プライベート・リミテッド
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by アバゴ・テクノロジーズ・ファイバー・アイピー（シンガポール）プライベート・リミテッド filed Critical アバゴ・テクノロジーズ・ファイバー・アイピー（シンガポール）プライベート・リミテッド
Publication of JP2004252977A publication Critical patent/JP2004252977A/ja
Publication of JP2004252977A5 publication Critical patent/JP2004252977A5/ja
Application granted granted Critical
Publication of JP4683845B2 publication Critical patent/JP4683845B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
    • G06F21/70—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer
    • G06F21/78—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure storage of data
    • G06F21/79—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure storage of data in semiconductor storage media, e.g. directly-addressable memories
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/14—Protection against unauthorised use of memory or access to memory
    • G06F12/1458—Protection against unauthorised use of memory or access to memory by checking the subject access rights

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Security & Cryptography (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Software Systems (AREA)
  • Storage Device Security (AREA)
  • Bus Control (AREA)
JP2004036173A 2003-02-18 2004-02-13 通信モジュールにおいて隠しアドレスを実装するシステムおよび方法 Expired - Fee Related JP4683845B2 (ja)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US10/368,954 US7065621B2 (en) 2003-02-18 2003-02-18 System and method for implementing a hidden address in a communication module

Publications (3)

Publication Number Publication Date
JP2004252977A JP2004252977A (ja) 2004-09-09
JP2004252977A5 JP2004252977A5 (https=) 2007-03-29
JP4683845B2 true JP4683845B2 (ja) 2011-05-18

Family

ID=31978182

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2004036173A Expired - Fee Related JP4683845B2 (ja) 2003-02-18 2004-02-13 通信モジュールにおいて隠しアドレスを実装するシステムおよび方法

Country Status (3)

Country Link
US (1) US7065621B2 (https=)
JP (1) JP4683845B2 (https=)
GB (1) GB2398658B (https=)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7657186B2 (en) * 2004-03-05 2010-02-02 Finisar Corporation Consistency checking over internal information in an optical transceiver
WO2005088462A1 (en) * 2004-03-05 2005-09-22 Finisar Corporation Hierarchical and byte-configurable memory in an optical transceiver
US7418636B2 (en) * 2004-12-22 2008-08-26 Alcatel Lucent Addressing error and address detection systems and methods
US7904839B2 (en) * 2007-12-12 2011-03-08 International Business Machines Corporation System and method for controlling access to addressable integrated circuits
US7831936B2 (en) * 2007-12-19 2010-11-09 International Business Machines Corporation Structure for a system for controlling access to addressable integrated circuits
JP5163744B2 (ja) * 2008-07-25 2013-03-13 富士通株式会社 機能拡張装置、情報処理装置および制御方法
DE102009019982A1 (de) * 2009-05-05 2010-11-18 Giesecke & Devrient Gmbh Verfahren zum Zugriff auf einen tragbaren Speicherdatenträger mit Zusatzmodul und tragbarer Speicherdatenträger
CN105306218B (zh) * 2015-11-12 2018-11-16 青岛海信宽带多媒体技术有限公司 光模块参数的修改方法、装置及光模块

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3025502B2 (ja) * 1987-03-16 2000-03-27 日立マクセル株式会社 半導体メモリ装置
US5226137A (en) * 1989-05-15 1993-07-06 Dallas Semiconductor Corp. Electronic key with multiple password protected sub-keys using address and translation to implement a block data move between public and protected sub-keys
WO1991019067A1 (en) 1990-05-15 1991-12-12 Dallas Semiconductor Corporation Electronic key integrated circuit
KR0146067B1 (ko) * 1990-03-09 1998-09-15 문정환 롬 데이타 보호방법 및 장치
GB2248324B (en) 1990-09-25 1994-04-06 Uken Security in a computer apparatus
FR2711833B1 (fr) * 1993-10-28 1995-12-01 Sgs Thomson Microelectronics Circuit intégré contenant une mémoire protégée et système sécurisé utilisant ledit circuit intégré.
JPH0836529A (ja) * 1994-07-26 1996-02-06 Fuji Facom Corp 記憶情報解析防止方式
JP3774260B2 (ja) * 1996-03-25 2006-05-10 株式会社ルネサステクノロジ メモリカードのセキュリティシステム装置及びそのメモリカード
JP2002229859A (ja) * 2001-01-31 2002-08-16 Toshiba Corp ディスク記憶装置及び同装置に適用する認証方法
JP2003331241A (ja) * 2002-05-09 2003-11-21 Fujitsu Ltd メモリデバイス及びその制御方法
US7386639B2 (en) * 2003-01-15 2008-06-10 Avago Technologies Fiber Ip (Singapore) Pte. Ltd. Switch for coupling one bus to another bus

Also Published As

Publication number Publication date
US20040162956A1 (en) 2004-08-19
GB2398658B (en) 2007-01-24
JP2004252977A (ja) 2004-09-09
US7065621B2 (en) 2006-06-20
GB0401850D0 (en) 2004-03-03
GB2398658A (en) 2004-08-25

Similar Documents

Publication Publication Date Title
JP3320657B2 (ja) Ｉ２ｃバス回路及びバス制御方法
EP0893767A2 (en) A method for flexible multiple access on a serial bus by a plurality of boards
NZ223454A (en) Processing system holds data during power-down for subsequent transfer to recognised pluggable peripheral device cards
EP0887739B1 (en) Detection of SCSI devices at illegal locations
JPH08137781A (ja) データ処理入出力システムにおけるノード識別方法
JP4683845B2 (ja) 通信モジュールにおいて隠しアドレスを実装するシステムおよび方法
CN111913904A (zh) 向利用主从通信协议的多个从属装置自动分配互不相同地址的方法及用于其的装置
US20080270654A1 (en) Bus System for Selectively Controlling a Plurality of Identical Slave Circuits Connected to the Bus and Method Therefore
US5590374A (en) Method and apparatus for employing a dummy read command to automatically assign a unique memory address to an interface card
US5640594A (en) Method and system for assigning peripheral device addresses
JPH0567028A (ja) 情報処理装置
US7386639B2 (en) Switch for coupling one bus to another bus
US11556493B2 (en) System component having a configurable communication behavior, and method for operating such a system component
US6941451B2 (en) Management subsystem and method for discovering management device functions
KR20050011822A (ko) 동일한 어드레스를 가지는 복수의 디바이스들을 하나의버스제어기에 연결하기 위한 장치 및 그 운용 방법
US5797032A (en) Bus for connecting extension cards to a data processing system and test method
US20020157085A1 (en) Information processing apparatus
KR20070102823A (ko) Ｉ２ｃ 프로토콜에서의 어드레스 제어 장치
CN113626350B (zh) 系统部件和系统部件的应用
KR20140123713A (ko) 직렬 인터페이스를 통한 디바이스 접근 장치 및 그 방법
KR100482815B1 (ko) Ｌｃｄ 모듈의 구동 시스템 및 방법
KR100276496B1 (ko) Isa버스용 입출력 어드레스의 자기 할당 장치 및 방법
CN113126541A (zh) 微控制电路及印刷电路板
JP2829219B2 (ja) 情報処理装置
TW202533064A (zh) 控制晶片、操作電路及介面模擬方法

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20070213

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20070213

A711 Notification of change in applicant

Free format text: JAPANESE INTERMEDIATE CODE: A711

Effective date: 20070320

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A821

Effective date: 20070409

RD02 Notification of acceptance of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7422

Effective date: 20070409

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20100128

A601 Written request for extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A601

Effective date: 20100427

A602 Written permission of extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A602

Effective date: 20100506

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20100728

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20100914

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20101213

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20110128

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20110208

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20140218

Year of fee payment: 3

R150 Certificate of patent or registration of utility model

Ref document number: 4683845

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20140218

Year of fee payment: 3

RD02 Notification of acceptance of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: R3D02

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20140218

Year of fee payment: 3

RD02 Notification of acceptance of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: R3D02

S111 Request for change of ownership or part of ownership

Free format text: JAPANESE INTERMEDIATE CODE: R313111

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

S111 Request for change of ownership or part of ownership

Free format text: JAPANESE INTERMEDIATE CODE: R313111

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

LAPS Cancellation because of no payment of annual fees