JP4521676B2 - 半導体集積回路装置 - Google Patents

半導体集積回路装置 Download PDF

Info

Publication number
JP4521676B2
JP4521676B2 JP2006275922A JP2006275922A JP4521676B2 JP 4521676 B2 JP4521676 B2 JP 4521676B2 JP 2006275922 A JP2006275922 A JP 2006275922A JP 2006275922 A JP2006275922 A JP 2006275922A JP 4521676 B2 JP4521676 B2 JP 4521676B2
Authority
JP
Japan
Prior art keywords
circuit
power
state
chip
semiconductor integrated
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2006275922A
Other languages
English (en)
Japanese (ja)
Other versions
JP2007037192A5 (enrdf_load_stackoverflow
JP2007037192A (ja
Inventor
弘之 水野
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Renesas Electronics Corp
Original Assignee
Renesas Electronics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Renesas Electronics Corp filed Critical Renesas Electronics Corp
Priority to JP2006275922A priority Critical patent/JP4521676B2/ja
Publication of JP2007037192A publication Critical patent/JP2007037192A/ja
Publication of JP2007037192A5 publication Critical patent/JP2007037192A5/ja
Application granted granted Critical
Publication of JP4521676B2 publication Critical patent/JP4521676B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Landscapes

  • Power Sources (AREA)
  • Logic Circuits (AREA)
JP2006275922A 2000-06-16 2006-10-10 半導体集積回路装置 Expired - Fee Related JP4521676B2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2006275922A JP4521676B2 (ja) 2000-06-16 2006-10-10 半導体集積回路装置

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2000185908 2000-06-16
JP2006275922A JP4521676B2 (ja) 2000-06-16 2006-10-10 半導体集積回路装置

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
JP2001119032A Division JP3878431B2 (ja) 2000-06-16 2001-04-18 半導体集積回路装置

Publications (3)

Publication Number Publication Date
JP2007037192A JP2007037192A (ja) 2007-02-08
JP2007037192A5 JP2007037192A5 (enrdf_load_stackoverflow) 2008-03-06
JP4521676B2 true JP4521676B2 (ja) 2010-08-11

Family

ID=37795771

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2006275922A Expired - Fee Related JP4521676B2 (ja) 2000-06-16 2006-10-10 半導体集積回路装置

Country Status (1)

Country Link
JP (1) JP4521676B2 (enrdf_load_stackoverflow)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100836338B1 (ko) * 2007-03-29 2008-06-09 현대자동차주식회사 우레아 ｓｃｒ시스템의 도싱 인젝터 작동을 감지하는 방법
KR102296696B1 (ko) 2012-01-23 2021-09-02 가부시키가이샤 한도오따이 에네루기 켄큐쇼 반도체 장치

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH03120859A (ja) * 1989-10-04 1991-05-23 Nec Corp 半導体集積回路
JPH06139373A (ja) * 1992-10-27 1994-05-20 Hitachi Ltd 半導体装置
US5337285A (en) * 1993-05-21 1994-08-09 Rambus, Inc. Method and apparatus for power control in devices
JPH06350435A (ja) * 1993-06-02 1994-12-22 Nippon Telegr & Teleph Corp <Ntt> パワーダウン回路
JPH08152945A (ja) * 1994-11-28 1996-06-11 Nec Corp 消費電力管理装置
JP2948553B2 (ja) * 1996-09-12 1999-09-13 松下電器産業株式会社 半導体回路
JP3071408B2 (ja) * 1996-12-27 2000-07-31 松下電器産業株式会社 半導体集積回路の駆動方法及び半導体集積回路
JP3214462B2 (ja) * 1998-10-20 2001-10-02 日本電気株式会社 半導体集積回路

Also Published As

Publication number Publication date
JP2007037192A (ja) 2007-02-08

Similar Documents

Publication Publication Date Title
JP3878431B2 (ja) 半導体集積回路装置
JP3520922B2 (ja) マイクロエレクトロニック装置
US6696865B2 (en) Semiconductor integrated circuit device having power reduction mechanism
US20060146635A1 (en) Semiconductor device
Sylvester et al. Power-driven challenges in nanometer design
US8074086B1 (en) Circuit and method for dynamic in-rush current control in a power management circuit
JP4521676B2 (ja) 半導体集積回路装置
JP2009123235A (ja) 半導体集積回路装置
JP2006120175A (ja) 半導体集積回路装置
Asada Low-power technology for image-processing LSIs
JP2000332121A (ja) Ｖｌｓｉ回路およびシステムの低電力設計用パフォーマンス（性能）駆動多価可変供給電圧体系
Dipert Programmable logic: Beat the heat on power consumption
Patel et al. Low power SOC design Techniques
Konstadinidis Challenges in microprocessor physical and power management design
Chowdhury et al. An innovative power-gating technique for leakage and ground bounce control in system-on-a-chip (SOC)
Chadha et al. Low Power Implementation Techniques
Pal Leakage Power Minimization
Huang et al. How to make my chips cool [power supply circuits]
Kapilachander et al. An Analytical Report on Low Power VLSI Methods
Pelloie Physical IP for SOI design infrastructure
Rani et al. Technology Scaling And Low Power Design Techniques

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20080118

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20080118

TRDD Decision of grant or rejection written
A711 Notification of change in applicant

Free format text: JAPANESE INTERMEDIATE CODE: A712

Effective date: 20100507

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20100511

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20100514

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130604

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130604

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20140604

Year of fee payment: 4

S531 Written request for registration of change of domicile

Free format text: JAPANESE INTERMEDIATE CODE: R313531

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

LAPS Cancellation because of no payment of annual fees