JP4511461B2 - データ処理システムでの処理動作マスキング - Google Patents

データ処理システムでの処理動作マスキング Download PDF

Info

Publication number
JP4511461B2
JP4511461B2 JP2005502326A JP2005502326A JP4511461B2 JP 4511461 B2 JP4511461 B2 JP 4511461B2 JP 2005502326 A JP2005502326 A JP 2005502326A JP 2005502326 A JP2005502326 A JP 2005502326A JP 4511461 B2 JP4511461 B2 JP 4511461B2
Authority
JP
Japan
Prior art keywords
register
data processing
registers
value
data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2005502326A
Other languages
English (en)
Japanese (ja)
Other versions
JP2006510126A (ja
Inventor
ピリー、フレデリク、クロード、マリー
サイムス、ドミニク、ヒューゴ
フランシス、ヘドリー、ジェイムズ
Original Assignee
エイアールエム リミテッド
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from GBGB0229068.2A external-priority patent/GB0229068D0/en
Priority claimed from GB0307823A external-priority patent/GB2396229B/en
Application filed by エイアールエム リミテッド filed Critical エイアールエム リミテッド
Publication of JP2006510126A publication Critical patent/JP2006510126A/ja
Application granted granted Critical
Publication of JP4511461B2 publication Critical patent/JP4511461B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
    • G06F21/70—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer
    • G06F21/71—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure computing or processing of information
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
    • G06F21/70—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer
    • G06F21/71—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure computing or processing of information
    • G06F21/75—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure computing or processing of information by inhibiting the analysis of circuitry or operation
    • G06F21/755—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure computing or processing of information by inhibiting the analysis of circuitry or operation with measures against power attack
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/3005—Arrangements for executing specific machine instructions to perform operations for flow control
    • G06F9/30058—Conditional branch instructions
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30181—Instruction operation extension or modification
    • G06F9/30189—Instruction operation extension or modification according to execution mode, e.g. mode flag
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3836—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution
    • G06F9/3842—Speculative instruction execution
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3861—Recovery, e.g. branch miss-prediction, exception handling
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3867—Concurrent instruction execution, e.g. pipeline or look ahead using instruction pipelines
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3867—Concurrent instruction execution, e.g. pipeline or look ahead using instruction pipelines
    • G06F9/3875—Pipelining a single stage, e.g. superpipelining
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09C—CIPHERING OR DECIPHERING APPARATUS FOR CRYPTOGRAPHIC OR OTHER PURPOSES INVOLVING THE NEED FOR SECRECY
    • G09C1/00—Apparatus or methods whereby a given sequence of signs, e.g. an intelligible text, is transformed into an unintelligible sequence of signs by transposing the signs or groups of signs or by replacing them by others according to a predetermined system
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F2207/72—Indexing scheme relating to groups G06F7/72 - G06F7/729
    • G06F2207/7219—Countermeasures against side channel or fault attacks
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2221/00—Indexing scheme relating to security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
    • G06F2221/21—Indexing scheme relating to G06F21/00 and subgroups addressing additional information or applications relating to security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
    • G06F2221/2123—Dummy operation

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Computer Security & Cryptography (AREA)
  • Mathematical Physics (AREA)
  • Executing Machine-Instructions (AREA)
  • Storage Device Security (AREA)
  • Advance Control (AREA)
  • Complex Calculations (AREA)
  • Retry When Errors Occur (AREA)
  • Signal Processing For Digital Recording And Reproducing (AREA)
JP2005502326A 2002-12-12 2003-10-06 データ処理システムでの処理動作マスキング Expired - Fee Related JP4511461B2 (ja)

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
GBGB0229068.2A GB0229068D0 (en) 2002-12-12 2002-12-12 Instruction timing control within a data processing system
GBGB0302646.5A GB0302646D0 (en) 2002-12-12 2003-02-05 Processing activity masking in a data processing system
GBGB0302650.7A GB0302650D0 (en) 2002-12-12 2003-02-05 Processing activity masking in a data processing system
GB0307823A GB2396229B (en) 2002-12-12 2003-04-04 Processing activity masking in a data processing system
PCT/GB2003/004256 WO2004053683A2 (en) 2002-12-12 2003-10-06 Processing activity masking in a data processing system

Publications (2)

Publication Number Publication Date
JP2006510126A JP2006510126A (ja) 2006-03-23
JP4511461B2 true JP4511461B2 (ja) 2010-07-28

Family

ID=32512449

Family Applications (4)

Application Number Title Priority Date Filing Date
JP2005502326A Expired - Fee Related JP4511461B2 (ja) 2002-12-12 2003-10-06 データ処理システムでの処理動作マスキング
JP2005502329A Pending JP2006510998A (ja) 2002-12-12 2003-10-06 データ処理システム内の処理アクティビティのマスキング
JP2005502327A Expired - Lifetime JP4619288B2 (ja) 2002-12-12 2003-10-06 データ処理システムにおける処理動作マスキング
JP2005502328A Expired - Lifetime JP3848965B2 (ja) 2002-12-12 2003-10-06 データ処理装置内の命令タイミング制御

Family Applications After (3)

Application Number Title Priority Date Filing Date
JP2005502329A Pending JP2006510998A (ja) 2002-12-12 2003-10-06 データ処理システム内の処理アクティビティのマスキング
JP2005502327A Expired - Lifetime JP4619288B2 (ja) 2002-12-12 2003-10-06 データ処理システムにおける処理動作マスキング
JP2005502328A Expired - Lifetime JP3848965B2 (ja) 2002-12-12 2003-10-06 データ処理装置内の命令タイミング制御

Country Status (4)

Country Link
US (4) US7426629B2 (https=)
JP (4) JP4511461B2 (https=)
GB (3) GB2403572B (https=)
WO (4) WO2004053684A2 (https=)

Families Citing this family (54)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4511461B2 (ja) * 2002-12-12 2010-07-28 エイアールエム リミテッド データ処理システムでの処理動作マスキング
US8296577B2 (en) * 2004-06-08 2012-10-23 Hrl Laboratories, Llc Cryptographic bus architecture for the prevention of differential power analysis
US8391410B2 (en) * 2004-07-29 2013-03-05 Qualcomm Incorporated Methods and apparatus for configuring a pilot symbol in a wireless communication system
US20070081484A1 (en) * 2004-07-29 2007-04-12 Wang Michael M Methods and apparatus for transmitting a frame structure in a wireless communication system
US20080317142A1 (en) * 2005-07-29 2008-12-25 Qualcomm Incorporated System and method for frequency diversity
US9246728B2 (en) 2004-07-29 2016-01-26 Qualcomm Incorporated System and method for frequency diversity
RU2375822C2 (ru) * 2004-07-29 2009-12-10 Квэлкомм Инкорпорейтед Система и способ для разнесения во времени
FR2875657B1 (fr) * 2004-09-22 2006-12-15 Trusted Logic Sa Procede de securisation de traitements cryptographiques par le biais de leurres.
JP4889235B2 (ja) * 2005-04-27 2012-03-07 株式会社デンソー プログラム制御プロセッサ
US7725694B2 (en) * 2004-12-21 2010-05-25 Denso Corporation Processor, microcomputer and method for controlling program of microcomputer
JP4702004B2 (ja) * 2004-12-21 2011-06-15 株式会社デンソー マイクロコンピュータ
US8312297B2 (en) * 2005-04-21 2012-11-13 Panasonic Corporation Program illegiblizing device and method
US7769983B2 (en) * 2005-05-18 2010-08-03 Qualcomm Incorporated Caching instructions for a multiple-state processor
US9391751B2 (en) * 2005-07-29 2016-07-12 Qualcomm Incorporated System and method for frequency diversity
US9042212B2 (en) 2005-07-29 2015-05-26 Qualcomm Incorporated Method and apparatus for communicating network identifiers in a communication system
CN101248437A (zh) * 2005-08-24 2008-08-20 Nxp股份有限公司 处理器硬件和软件
US8074059B2 (en) * 2005-09-02 2011-12-06 Binl ATE, LLC System and method for performing deterministic processing
JP4783104B2 (ja) * 2005-09-29 2011-09-28 株式会社東芝 暗号化／復号装置
EP1783648A1 (fr) * 2005-10-10 2007-05-09 Nagracard S.A. Microprocesseur sécurisé avec vérification des instructions
JP4882625B2 (ja) * 2005-12-26 2012-02-22 株式会社デンソー マイクロコンピュータ
US20070288739A1 (en) * 2006-06-09 2007-12-13 Dale Jason N System and method for masking a boot sequence by running different code on each processor
US7594104B2 (en) * 2006-06-09 2009-09-22 International Business Machines Corporation System and method for masking a hardware boot sequence
US20070288761A1 (en) * 2006-06-09 2007-12-13 Dale Jason N System and method for booting a multiprocessor device based on selection of encryption keys to be provided to processors
US20070288740A1 (en) * 2006-06-09 2007-12-13 Dale Jason N System and method for secure boot across a plurality of processors
US7774616B2 (en) * 2006-06-09 2010-08-10 International Business Machines Corporation Masking a boot sequence by providing a dummy processor
US20070288738A1 (en) * 2006-06-09 2007-12-13 Dale Jason N System and method for selecting a random processor to boot on a multiprocessor system
JP4680876B2 (ja) * 2006-12-11 2011-05-11 ルネサスエレクトロニクス株式会社 情報処理装置及び命令フェッチ制御方法
US7711927B2 (en) * 2007-03-14 2010-05-04 Qualcomm Incorporated System, method and software to preload instructions from an instruction set other than one currently executing
JP5146156B2 (ja) * 2008-06-30 2013-02-20 富士通株式会社 演算処理装置
WO2010116474A1 (ja) 2009-03-30 2010-10-14 富士通株式会社 光伝送システム及び光伝送方法
EP2367102B1 (en) * 2010-02-11 2013-04-10 Nxp B.V. Computer processor and method with increased security properties
GB2480296A (en) * 2010-05-12 2011-11-16 Nds Ltd Processor with differential power analysis attack protection
US8624624B1 (en) 2011-08-26 2014-01-07 Lockheed Martin Corporation Power isolation during sensitive operations
US8525545B1 (en) 2011-08-26 2013-09-03 Lockheed Martin Corporation Power isolation during sensitive operations
US8694862B2 (en) 2012-04-20 2014-04-08 Arm Limited Data processing apparatus using implicit data storage data storage and method of implicit data storage
JP5926655B2 (ja) * 2012-08-30 2016-05-25 ルネサスエレクトロニクス株式会社 中央処理装置および演算装置
US20150161401A1 (en) * 2013-12-10 2015-06-11 Samsung Electronics Co., Ltd. Processor having a variable pipeline, and system-on-chip
US9569616B2 (en) * 2013-12-12 2017-02-14 Cryptography Research, Inc. Gate-level masking
US10120681B2 (en) 2014-03-14 2018-11-06 International Business Machines Corporation Compare and delay instructions
US9558032B2 (en) * 2014-03-14 2017-01-31 International Business Machines Corporation Conditional instruction end operation
US9454370B2 (en) 2014-03-14 2016-09-27 International Business Machines Corporation Conditional transaction end instruction
US9305167B2 (en) * 2014-05-21 2016-04-05 Bitdefender IPR Management Ltd. Hardware-enabled prevention of code reuse attacks
US10049211B1 (en) * 2014-07-16 2018-08-14 Bitdefender IPR Management Ltd. Hardware-accelerated prevention of code reuse attacks
KR102335203B1 (ko) * 2015-08-10 2021-12-07 삼성전자주식회사 부채널 공격에 대응하는 전자 장치
US10210350B2 (en) * 2015-08-10 2019-02-19 Samsung Electronics Co., Ltd. Electronic device against side channel attacks
US10459477B2 (en) 2017-04-19 2019-10-29 Seagate Technology Llc Computing system with power variation attack countermeasures
US10200192B2 (en) 2017-04-19 2019-02-05 Seagate Technology Llc Secure execution environment clock frequency hopping
US10270586B2 (en) 2017-04-25 2019-04-23 Seagate Technology Llc Random time generated interrupts in a cryptographic hardware pipeline circuit
US10511433B2 (en) 2017-05-03 2019-12-17 Seagate Technology Llc Timing attack protection in a cryptographic processing system
US10771236B2 (en) 2017-05-03 2020-09-08 Seagate Technology Llc Defending against a side-channel information attack in a data storage device
FR3071121B1 (fr) * 2017-09-14 2020-09-18 Commissariat Energie Atomique Procede d'execution d'un code binaire d'une fonction securisee par un microprocesseur
US11308239B2 (en) 2018-03-30 2022-04-19 Seagate Technology Llc Jitter attack protection circuit
US20250231768A1 (en) * 2021-10-18 2025-07-17 Nippon Telegraph And Telephone Corporation Analysis function imparting method, analysis function imparting device, and analysis function imparting program
US20260058790A1 (en) * 2024-08-21 2026-02-26 Nxp B.V. Side-Channel Leakage Engine

Family Cites Families (35)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4064558A (en) * 1976-10-22 1977-12-20 General Electric Company Method and apparatus for randomizing memory site usage
US4168396A (en) * 1977-10-31 1979-09-18 Best Robert M Microprocessor for executing enciphered programs
US4593353A (en) * 1981-10-26 1986-06-03 Telecommunications Associates, Inc. Software protection method and apparatus
JPS59739A (ja) 1982-06-28 1984-01-05 Fujitsu Ltd マイクロプログラム処理装置における時間保障方式
JPS595354A (ja) 1982-06-30 1984-01-12 Fujitsu Ltd デ−タ処理装置
JP2562838B2 (ja) * 1989-02-10 1996-12-11 富士通株式会社 プロセッサ及びストアバッファ制御方法
US5574912A (en) * 1990-05-04 1996-11-12 Digital Equipment Corporation Lattice scheduler method for reducing the impact of covert-channel countermeasures
GB2282245B (en) * 1993-09-23 1998-04-15 Advanced Risc Mach Ltd Execution of data processing instructions
US5404402A (en) * 1993-12-21 1995-04-04 Gi Corporation Clock frequency modulation for secure microprocessors
IL110181A (en) * 1994-06-30 1998-02-08 Softchip Israel Ltd Install microprocessor and peripherals
US5675645A (en) * 1995-04-18 1997-10-07 Ricoh Company, Ltd. Method and apparatus for securing executable programs against copying
FR2745924B1 (fr) * 1996-03-07 1998-12-11 Bull Cp8 Circuit integre perfectionne et procede d'utilisation d'un tel circuit integre
JP3683031B2 (ja) * 1996-04-17 2005-08-17 株式会社リコー プログラム保護装置
US5802360A (en) * 1996-05-01 1998-09-01 Lucent Technologies Inc. Digital microprocessor device having dnamically selectable instruction execution intervals
US6192475B1 (en) * 1997-03-31 2001-02-20 David R. Wallace System and method for cloaking software
FR2765361B1 (fr) * 1997-06-26 2001-09-21 Bull Cp8 Microprocesseur ou microcalculateur imprevisible
JP3816961B2 (ja) * 1997-10-02 2006-08-30 コーニンクレッカ フィリップス エレクトロニクス エヌ ヴィ バーチャルマシン命令を処理するためのデータ処理装置
US6216223B1 (en) * 1998-01-12 2001-04-10 Billions Of Operations Per Second, Inc. Methods and apparatus to dynamically reconfigure the instruction pipeline of an indirect very long instruction word scalable processor
EP2280502B1 (en) * 1998-06-03 2018-05-02 Cryptography Research, Inc. Using unpredictable information to Resist Discovery of Secrets by External Monitoring
US6510518B1 (en) * 1998-06-03 2003-01-21 Cryptography Research, Inc. Balanced cryptographic computational method and apparatus for leak minimizational in smartcards and other cryptosystems
CA2243761C (en) * 1998-07-21 2009-10-06 Certicom Corp. Timing attack resistant cryptographic system
US6332215B1 (en) * 1998-12-08 2001-12-18 Nazomi Communications, Inc. Java virtual machine hardware for RISC and CISC processors
FR2787900B1 (fr) 1998-12-28 2001-02-09 Bull Cp8 Circuit integre intelligent
US6804782B1 (en) * 1999-06-11 2004-10-12 General Instrument Corporation Countermeasure to power attack and timing attack on cryptographic operations
US6609201B1 (en) * 1999-08-18 2003-08-19 Sun Microsystems, Inc. Secure program execution using instruction buffer interdependencies
FR2802733B1 (fr) * 1999-12-21 2002-02-08 St Microelectronics Sa Bascule de type d maitre-esclave securisee
JP2001266103A (ja) * 2000-01-12 2001-09-28 Hitachi Ltd Ｉｃカードとマイクロコンピュータ
JP4168305B2 (ja) * 2000-01-12 2008-10-22 株式会社ルネサステクノロジ Ｉｃカードとマイクロコンピュータ
CA2298990A1 (en) * 2000-02-18 2001-08-18 Cloakware Corporation Method and system for resistance to power analysis
AU2001245511A1 (en) * 2000-03-10 2001-09-24 Arc International Plc Method and apparatus for enhancing the performance of a pipelined data processor
EP1496420B1 (de) * 2000-05-22 2007-07-04 Infineon Technologies AG Sicherheits-Datenverarbeitungseinheit sowie dazugehöriges Verfahren
US6625737B1 (en) * 2000-09-20 2003-09-23 Mips Technologies Inc. System for prediction and control of power consumption in digital system
GB2367653B (en) * 2000-10-05 2004-10-20 Advanced Risc Mach Ltd Restarting translated instructions
DE10101956A1 (de) * 2001-01-17 2002-07-25 Infineon Technologies Ag Verfahren zur Erhöhung der Sicherheit einer CPU
JP4511461B2 (ja) * 2002-12-12 2010-07-28 エイアールエム リミテッド データ処理システムでの処理動作マスキング

Also Published As

Publication number Publication date
WO2004053685A1 (en) 2004-06-24
WO2004053684A2 (en) 2004-06-24
GB2406684A (en) 2005-04-06
JP2006522375A (ja) 2006-09-28
JP3848965B2 (ja) 2006-11-22
GB0501017D0 (en) 2005-02-23
US20060036833A1 (en) 2006-02-16
GB2406943A (en) 2005-04-13
GB0502061D0 (en) 2005-03-09
WO2004053684A3 (en) 2004-08-12
WO2004053662A3 (en) 2004-08-12
GB0423310D0 (en) 2004-11-24
WO2004053683A3 (en) 2004-08-05
US20060117167A1 (en) 2006-06-01
GB2406684B (en) 2005-08-24
US20060155962A1 (en) 2006-07-13
US7313677B2 (en) 2007-12-25
GB2406943B (en) 2005-10-05
JP2006510998A (ja) 2006-03-30
GB2403572A (en) 2005-01-05
JP2006510126A (ja) 2006-03-23
JP2006510127A (ja) 2006-03-23
US7134003B2 (en) 2006-11-07
WO2004053683A2 (en) 2004-06-24
US7426629B2 (en) 2008-09-16
WO2004053662A2 (en) 2004-06-24
US20050289331A1 (en) 2005-12-29
JP4619288B2 (ja) 2011-01-26
GB2403572B (en) 2005-11-09

Similar Documents

Publication Publication Date Title
JP4511461B2 (ja) データ処理システムでの処理動作マスキング
May et al. Non-deterministic processors
KR100227276B1 (ko) 단일 사이클 마이크로 명령을 이용한 명령 스케줄링 방법 및 프로세서
JP3881763B2 (ja) データ処理装置
KR100571322B1 (ko) 파이프라인식 프로세서에서의 예외 취급 방법, 장치 및시스템
EP1157329A1 (en) Methods and apparatus for branch prediction using hybrid history with index sharing
CN113228024A (zh) 用于推测执行的安全预测器
US20230259605A1 (en) Authentication code generation/checking instructions
KR102904211B1 (ko) 분기 예측기
EP1483675A1 (en) Methods and apparatus for multi-processing execution of computer instructions
CN111742296A (zh) 数据处理
KR102379886B1 (ko) 벡터 명령 처리
WO2002050666A2 (en) Method and apparatus for processing program loops in parallel
US6233675B1 (en) Facility to allow fast execution of and, or, and test instructions
US7269720B2 (en) Dynamically controlling execution of operations within a multi-operation instruction
US5812845A (en) Method for generating an object code for a pipeline computer process to reduce swapping instruction set
JP2010282651A (ja) データ処理システムにおける処理動作マスキング
US5729729A (en) System for fast trap generation by creation of possible trap masks from early trap indicators and selecting one mask using late trap indicators
GB2396229A (en) Processor to register writing masking by writing to normal register or to a trash register
HK40058957A (en) Secure predictors for speculative execution
JPH06301534A (ja) 情報処理装置
JP2001195252A (ja) マスク技術による無効で分岐効率向上を図るプロセッサ
JPH04168526A (ja) ループ制御方式

Legal Events

Date Code Title Description
A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20090424

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20090724

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20091023

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20100125

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20100416

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20100506

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130514

Year of fee payment: 3

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130514

Year of fee payment: 3

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

LAPS Cancellation because of no payment of annual fees