JP4411682B2 - Manufacturing method of multilayer ceramic electronic component - Google Patents

Manufacturing method of multilayer ceramic electronic component Download PDF

Info

Publication number
JP4411682B2
JP4411682B2 JP10789299A JP10789299A JP4411682B2 JP 4411682 B2 JP4411682 B2 JP 4411682B2 JP 10789299 A JP10789299 A JP 10789299A JP 10789299 A JP10789299 A JP 10789299A JP 4411682 B2 JP4411682 B2 JP 4411682B2
Authority
JP
Japan
Prior art keywords
insulating sheet
plasticizer
insulating
via electrode
amount
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP10789299A
Other languages
Japanese (ja)
Other versions
JP2000299222A (en
Inventor
雄樹 森本
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Corp
Panasonic Holdings Corp
Original Assignee
Panasonic Corp
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Panasonic Corp, Matsushita Electric Industrial Co Ltd filed Critical Panasonic Corp
Priority to JP10789299A priority Critical patent/JP4411682B2/en
Publication of JP2000299222A publication Critical patent/JP2000299222A/en
Application granted granted Critical
Publication of JP4411682B2 publication Critical patent/JP4411682B2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Landscapes

  • Ceramic Capacitors (AREA)
  • Manufacturing Cores, Coils, And Magnets (AREA)
  • Coils Or Transformers For Communication (AREA)

Description

【0001】
【発明の属する技術分野】
本発明は、絶縁シートとその絶縁シートに形成された内部導体とを積層して形成される積層チップインダクタや積層チップコンデンサ等の積層セラミック電子部品の製造方法に関するものである。
【0002】
【従来の技術】
従来の積層セラミック電子部品である積層チップインダクタとしては、実願昭59−162031号(実開昭61−76928号)のマイクロフィルムに記載されたものが知られている。
【0003】
以下、従来の積層チップインダクタについて、図面を参照しながら説明する。
【0004】
図1は従来の積層チップインダクタの分解斜視図、図2は同積層チップインダクタの断面図である。
【0005】
図1、図2において、1は上下方向に積層された絶縁シートで、この絶縁シート1には銀などからなるコの字またはL字状の内部導体2が形成され、且つ絶縁シート1は樹脂と可塑剤と溶剤とを溶解させたビークルと、NiZnCu系等のフェライト粉末とを混練して構成されている。また絶縁シート1は内部導体2が形成されない複数の絶縁シート1a(以下絶縁シート1aとする)と、内部導体2の上下に位置する複数の絶縁シート1b(以下絶縁シート1bとする)とからなる。3は銀などからなるバイア電極で、前記内部導体2に形成されている。そして前記内部導体2に形成されたバイア電極3同士を電気的に接続するように複数の内部導体2同士を接続することによって、1つの螺旋状のコイルが形成される。このとき、保護層となり且つ適当な磁界を形成するための絶縁シート1aがコイルの上下に積層されている。4は銀などからなる引き出し部で、この引き出し部4は最上面および最下面の内部導体2に形成され、且つ絶縁シート1bの少なくとも端面に設けられている。5は銀などからなる端面電極で、この端面電極5は絶縁シート1aおよび絶縁シート1bと内部導体2とを上下方向に積層した積層物の端面に、引き出し部4と電気的に接続されるように設けられている。
【0006】
上記のように構成された従来の積層チップインダクタの製造方法について、次にその製造方法を図面を参照しながら説明する。
【0007】
図1、図2において、まず、樹脂と可塑剤と溶剤とを溶解させたビークルに、NiZnCu系等のフェライト粉末を混練してセラミック塗料を得る。
【0008】
次に、このセラミック塗料を塗工し乾燥して絶縁シート1aおよび絶縁シート1bを成形する。
【0009】
次に、絶縁シート1bに穴開け加工した後、銀または銀パラジウム等の導体ペーストをスクリーン印刷等により穴に充填して複数のバイア電極3を形成する。
【0010】
次に、バイア電極3が形成された絶縁シート1bに銀または銀パラジウム等の導体ペーストを用い、バイア電極3と電気的に接続された所定のパターンをスクリーン印刷等で形成して内部導体2を設け、バイア電極3と電気的に接続された絶縁シート1bを得る。
【0011】
次に、内部導体2同士が接触しないように、複数の内部導体2と複数の絶縁シート1bとを交互に、且つ上下方向に積層する。このとき、内部導体2に形成されたバイア電極3同士が電気的に接続されるようにして、複数の内部導体2同士を接続し、独立した螺旋状のコイルを形成する。
【0012】
次に、最上面および最下面の絶縁シート1bの少なくとも端面に、銀などからなる引き出し部4を設ける。
【0013】
次に、コイルの上下に、保護層となり且つ適当な磁界を形成するための絶縁シート1aを積層して、絶縁シート1aおよび絶縁シート1bと内部導体2とを上下方向に積層した積層物を得る。
【0014】
次に、個片1つに所定の数のコイルが形成されるように、この積層物を所定の大きさに切断して、個片状の積層物にばらす。
【0015】
最後に、これらの個片状の積層物を焼成した後、各個片状の積層物の端面に引き出し部4と電気的に接続されるように導体ペーストを塗布して焼成することにより、端面電極5を形成し、必要に応じてニッケルやはんだ等で端面電極5にめっき処理を施して従来の積層チップインダクタを製造していた。
【0016】
【発明が解決しようとする課題】
しかしながら上記従来の積層セラミック電子部品は、絶縁シート1bと内部導体2とを交互になるように積層し、そして絶縁シート1bと内部導体2は、熱圧着では接着せず、通常は内部導体2をスクリーン印刷などの印刷工法で形成するが、このとき乾燥工程で絶縁シート1bにおける可塑剤が蒸発するため、絶縁シート1b間の接着力が弱くなり、これにより、絶縁シート1b間に空気の噛み込みが発生したり、絶縁シート1b間の層間剥離不良(デラミネーション)が発生して、絶縁シート1b間の接着性が劣化し易くなっていた。さらに、現在大電流対応として直流抵抗値の低いものが求められているため内部導体2の厚みを厚くする傾向にあるが、これは層間剥離不良が増加する傾向にある。
【0017】
また、絶縁シート1b間の接着力を向上させるために絶縁シート1中の可塑剤量を一様に多くすると、個片状の積層物に切断する際に個片状の積層物の絶縁シート1同士が接着しやすくなるため、個片状の積層物の再付着が発生して歩留まりが低下する原因となっていた。
【0018】
本発明は上記従来の課題を解決するもので、歩留まりを低下させることなく、内部導体が形成された絶縁シート間の接着性を向上させることができる積層セラミック電子部品の製造方法を提供することを目的とするものである。
【0019】
【課題を解決するための手段】
上記目的を達成するために本発明の積層セラミック電子部品の製造方法は、バイア電極が形成される絶縁シート、バイア電極が形成されない絶縁シートおよび複数の内部導体を用意する工程と、前記複数の内部導体同士が前記バイア電極を介して電気的に接続されるように、前記バイア電極が形成される絶縁シートとバイア電極が形成されない絶縁シートを積層して積層物を得る工程と、前記積層物を焼成する工程とを備え、前記バイア電極が形成される絶縁シートにおける可塑剤の量を、前記バイア電極が形成されない絶縁シートにおける可塑剤の量より多くするとともに、前記バイア電極を印刷工法で形成し、かつ積層する前に前記バイア電極が形成される絶縁シートを乾燥するようにしたもので、この製造方法によれば、歩留まりを低下させることなく、内部導体が形成された絶縁シート間の接着性を向上させることができるものである。
【0020】
【発明の実施の形態】
本発明の請求項1に記載の発明は、バイア電極が形成される絶縁シート、バイア電極が形成されない絶縁シートおよび複数の内部導体を用意する工程と、前記複数の内部導体同士が前記バイア電極を介して電気的に接続されるように、前記バイア電極が形成される絶縁シートとバイア電極が形成されない絶縁シートを積層して積層物を得る工程と、前記積層物を焼成する工程とを備え、前記バイア電極が形成される絶縁シートにおける可塑剤の量を、前記バイア電極が形成されない絶縁シートにおける可塑剤の量より多くするとともに、前記バイア電極を印刷工法で形成し、かつ積層する前に前記バイア電極が形成される絶縁シートを乾燥するようにしたもので、この製造方法によれば、バイア電極が形成される絶縁シートにおける可塑剤の量を多くしたため、乾燥工程でバイア電極が形成される絶縁シートの可塑剤が蒸発しても、バイア電極が形成される絶縁シートにおける可塑剤を所定の量以上に確保することができ、これにより、バイア電極が形成される絶縁シート間の接着力が強くなるため、バイア電極が形成される絶縁シート間に空気の噛み込みが発生したり、絶縁シート間の層間剥離不良が発生するということはなくなり、その結果、バイア電極が形成される絶縁シート間の接着性が向上するということに加えて、バイア電極が形成されない絶縁シートにおける可塑剤の量を、バイア電極が形成される絶縁シートにおける可塑剤の量より少なくしたため、個片状の積層物に切断する際に個片状の積層物の絶縁シート同士が接着されにくくなり、これにより、個片状の積層物の再付着が発生せず歩留まりの低下を防ぐことができるという作用を有するものである。
【0021】
以下、本発明の一実施の形態における積層セラミック電子部品である積層チップインダクタについて、図面を参照しながら説明する。
【0022】
本発明の一実施の形態における積層チップインダクタの構成は、図1、図2に示した上記従来の積層チップインダクタと同じであるため、その説明は省略し、同じ符号を付ける。
【0023】
以下、本発明の一実施の形態における積層チップインダクタの製造方法を図面を参照しながら説明する。
【0024】
図1、図2において、まず、ブチラール等の樹脂とフタール酸系の可塑剤等と酢酸ブチル等の溶剤とを溶解させたビークルと、Ni、Zn、Cu、Mn、Biのうち少なくとも一つを含むフェライト材料とを混練してセラミック塗料を得る。
【0025】
次に、このセラミック塗料をPET等の支持体の上面にドクターブレード法等のシート成形方法により塗布し、約70℃で乾燥して絶縁シート1aを得る。
【0026】
次にフタール酸系の可塑剤量を増やし、同様の方法で絶縁シート1bを得る。
【0027】
次に、絶縁シート1bにパンチング等により穴開け加工した後、銀または銀パラジウム等の導体ペーストをスクリーン印刷等により穴に充填して、約70℃で10分間乾燥し複数のバイア電極3を形成する。
【0028】
次に、複数のバイア電極3が形成された絶縁シート1bに銀または銀パラジウム等の導体ペーストを用い、バイア電極3と電気的に接続された所定のパターンをスクリーン印刷等で形成し、約70℃で10分間乾燥して複数の内部導体2を設け、バイア電極3と電気的に接続された複数の絶縁シート1bを得る。
【0029】
次に、約130℃で発泡する粘着シート上に絶縁シート1aを積層しPET等の支持体を剥離する。さらにその上に絶縁シート1a同士が接するように絶縁シート1aを置き、約60℃から120℃で熱圧着して積層しPET等の支持体を剥離する。この積層を数回繰り返して、絶縁シート1aの積層体を形成する。
【0030】
次に、内部導体2同士が接触しないように、複数の内部導体2と複数の絶縁シート1bとを交互に、且つ上下方向に上記した方法と同様の方法で積層する。このとき、内部導体2に形成されたバイア電極3同士が電気的に接続されるようにして、複数の内部導体2同士を接続し、独立した複数の螺旋状のコイルを形成する。
【0031】
なお、この場合、内部導体2が位置する上下の少なくとも一方の絶縁シート1bにおける可塑剤の量を増やすようにしてもよい。
【0032】
次に、最上面および最下面の絶縁シート1bの少なくとも端面に、銀などからなる引き出し部4を設ける。
【0033】
次に、コイルの上下に、保護層となり且つ適当な磁界を形成するための絶縁シート1aの積層体を積層して、絶縁シート1aおよび絶縁シート1bと内部導体2とを上下方向に積層した積層物を得る。
【0034】
次に、個片1つに所定の数のコイルが形成されるように、この積層物を所定の大きさに切断し、発泡シートを発泡させて個片状の積層物にばらす。
【0035】
最後に、これらの個片状の積層物を約900℃で3時間焼成した後、各個片状の積層物の端面に引き出し部4と電気的に接続されるように導体ペーストを塗布、乾燥し、且つ約850℃で焼成することにより、端面電極5を形成する。また、必要に応じてニッケルやはんだ等で端面電極5にめっき処理を施して本発明の一実施の形態における積層チップインダクタを製造する。
【0036】
なお、絶縁シート1aおよび絶縁シート1bにおける可塑剤の量は、絶縁シート1aや絶縁シート1bの寸法、内部導体2の厚み、表面積などによって決まるもので、絶縁シート1b間の接着力が強くなり、且つ個片状の積層物の再付着が発生しないような所定の量になっている。
【0037】
(表1)は、本発明の一実施の形態における積層チップインダクタにおいて、絶縁シート1aおよび絶縁シート1bに含まれる可塑剤量と、層間剥離不良率および個片状の積層物の再付着発生率との関係を示したものである。
【0038】
この場合、フェライト材料はNiZnCu系で比表面積5m2/g、平均粒子径0.9μmのもの、絶縁シート1aおよび絶縁シート1bは厚みが90μmから130μmのもの、内部導体2は厚みが16μmから35μmのものを使用した。なお、可塑剤の量はフェライト材料を100とした場合の重量%で示している。
【0039】
【表1】

Figure 0004411682
【0040】
(表1)から明らかなように、絶縁シート1aにおける可塑剤の量が6.50wt%の場合、絶縁シート1bにおける可塑剤の量が6.75wt%のとき、層間剥離不良率および個片状の積層物の再付着発生率がともに0.1%で、両方とも最もよくなっている。しかし、絶縁シート1bにおける可塑剤の量を絶縁シート1aにおける可塑剤の量と同じ6.50wt%まで減らしたときは層間剥離不良率が1%となり、逆に7.00wt%以上に増やすと層間剥離不良は無くなるが、個片状の積層物の再付着発生率が急増する。
【0041】
また、絶縁シート1aにおける可塑剤の量が6.75wt%の場合、絶縁シート1bにおける可塑剤の量を6.75wt%以上としても、層間剥離不良は無くなるが、個片状の積層物の再付着発生率は多い。
【0042】
つまり、フェライト材料としてNiZnCu系で比表面積5m2/g、平均粒子径0.9μmのもの、絶縁シート1aおよび絶縁シート1bとして厚みが90μmから130μmのもの、内部導体2として厚みが16μmから35μmのものを使用した場合は、絶縁シート1aにおける可塑剤の量が6.50wt%であるとき、絶縁シート1bにおける可塑剤の量を6.75wt%という具合に絶縁シート1aにおける可塑剤の量より多くすれば、層間剥離不良率および個片状の積層物の再付着発生率がともによくなる。しかし、絶縁シート1aにおける可塑剤の量を6.75wt%に増やすと、個片状の積層物に切断する際に個片状の積層物の絶縁シート1同士が接着し易くなるため、個片状の積層物の再付着発生率が多くなる。
【0043】
このように、本発明の一実施の形態における積層チップインダクタにおいては、絶縁シート1bにおける可塑剤の量を多くしたため、乾燥工程で絶縁シート1bの可塑剤が蒸発しても、絶縁シート1bにおける可塑剤を所定の量以上に確保することができ、これにより、絶縁シート1b間の接着力が強くなるため、絶縁シート1b間に空気の噛み込みが発生したり、絶縁シート1b間の層間剥離不良が発生するということはなくなり、その結果、絶縁シート1b間の接着性が向上するということに加えて、絶縁シート1aにおける可塑剤の量を、絶縁シート1bにおける可塑剤の量より少なくしたため、個片状の積層物に切断する際に個片状の積層物の絶縁シート同士が接着しにくくなり、これにより、個片状の積層物の再付着が発生せず歩留まりの低下を防ぐことができるという効果が得られるものである。
【0044】
なお、上記した本発明の一実施の形態においては、コイルが螺旋状のものについて説明したが、コイルが渦巻き状のものでも構わないものである。
【0045】
【発明の効果】
以上のように本発明の積層セラミック電子部品の製造方法は、バイア電極が形成される絶縁シート、バイア電極が形成されない絶縁シートおよび複数の内部導体を用意する工程と、前記複数の内部導体同士が前記バイア電極を介して電気的に接続されるように、前記バイア電極が形成される絶縁シートとバイア電極が形成されない絶縁シートを積層して積層物を得る工程と、前記積層物を焼成する工程とを備え、前記バイア電極が形成される絶縁シートにおける可塑剤の量を、前記バイア電極が形成されない絶縁シートにおける可塑剤の量より多くするとともに、前記バイア電極を印刷工法で形成し、かつ積層する前に前記バイア電極が形成される絶縁シートを乾燥するようにしたもので、この製造方法によれば、バイア電極が形成される絶縁シートにおける可塑剤の量を多くしたため、乾燥工程でバイア電極が形成される絶縁シートの可塑剤が蒸発しても、バイア電極が形成される絶縁シートにおける可塑剤を所定の量以上に確保することができ、これにより、バイア電極が形成される絶縁シート間の接着力が強くなるため、バイア電極が形成される絶縁シート間に空気の噛み込みが発生したり、絶縁シート間の層間剥離不良が発生したりするということはなくなり、その結果、バイア電極が形成される絶縁シート間の接着性が向上するということに加えて、バイア電極が形成されない絶縁シートにおける可塑剤の量を、バイア電極が形成される絶縁シートにおける可塑剤の量より少なくしたため、個片状の積層物に切断する際に個片状の積層物の絶縁シート同士が接着されにくくなり、これにより、個片状の積層物の再付着が発生せず歩留まりの低下を防ぐことができるという優れた効果を奏するものである。
【図面の簡単な説明】
【図1】 従来および本発明の一実施の形態における積層チップインダクタの分解斜視図
【図2】 従来および本発明の一実施の形態における積層チップインダクタの断面図
【符号の説明】
1 絶縁シート
1a 内部導体が形成されない絶縁シート
1b 内部導体の上下に位置する絶縁シート
2 内部導体
バイア電極 [0001]
BACKGROUND OF THE INVENTION
The present invention relates to a method of manufacturing a multilayer ceramic electronic component such as a multilayer chip inductor or a multilayer chip capacitor formed by laminating an insulating sheet and an internal conductor formed on the insulating sheet.
[0002]
[Prior art]
As a multilayer chip inductor which is a conventional multilayer ceramic electronic component, one described in a microfilm of Japanese Utility Model Application No. 59-162031 (Japanese Utility Model Application Publication No. 61-76928) is known.
[0003]
Hereinafter, a conventional multilayer chip inductor will be described with reference to the drawings.
[0004]
FIG. 1 is an exploded perspective view of a conventional multilayer chip inductor, and FIG. 2 is a cross-sectional view of the multilayer chip inductor.
[0005]
1 and 2, reference numeral 1 denotes an insulating sheet laminated in the vertical direction. A U-shaped or L-shaped inner conductor 2 made of silver or the like is formed on the insulating sheet 1, and the insulating sheet 1 is a resin. And a vehicle in which a plasticizer and a solvent are dissolved, and NiZnCu-based ferrite powder are kneaded. The insulating sheet 1 includes a plurality of insulating sheets 1a (hereinafter referred to as insulating sheets 1a) in which the inner conductor 2 is not formed, and a plurality of insulating sheets 1b (hereinafter referred to as insulating sheets 1b) positioned above and below the inner conductor 2. . A via electrode 3 made of silver or the like is formed on the inner conductor 2. Then, by connecting the plurality of internal conductors 2 so as to electrically connect the via electrodes 3 formed on the internal conductor 2, one spiral coil is formed. At this time, insulating sheets 1a for protecting the layer and forming an appropriate magnetic field are laminated on the upper and lower sides of the coil. Reference numeral 4 denotes a lead portion made of silver or the like. The lead portion 4 is formed on the inner conductor 2 on the uppermost surface and the lowermost surface, and is provided on at least the end surface of the insulating sheet 1b. Reference numeral 5 denotes an end face electrode made of silver or the like. The end face electrode 5 is electrically connected to the lead portion 4 on the end face of the laminate in which the insulating sheet 1a, the insulating sheet 1b, and the internal conductor 2 are stacked in the vertical direction. Is provided.
[0006]
Next, a manufacturing method of the conventional multilayer chip inductor configured as described above will be described with reference to the drawings.
[0007]
1 and 2, first, a ceramic paint is obtained by kneading NiZnCu-based ferrite powder in a vehicle in which a resin, a plasticizer, and a solvent are dissolved.
[0008]
Next, the ceramic paint is applied and dried to form the insulating sheet 1a and the insulating sheet 1b.
[0009]
Next, after punching the insulating sheet 1b, a conductor paste such as silver or silver palladium is filled into the hole by screen printing or the like to form a plurality of via electrodes 3.
[0010]
Next, a conductive paste such as silver or silver palladium is used for the insulating sheet 1b on which the via electrode 3 is formed, a predetermined pattern electrically connected to the via electrode 3 is formed by screen printing or the like, and the internal conductor 2 is formed. An insulating sheet 1b that is provided and electrically connected to the via electrode 3 is obtained.
[0011]
Next, the plurality of inner conductors 2 and the plurality of insulating sheets 1b are alternately stacked in the vertical direction so that the inner conductors 2 do not contact each other. At this time, the via electrodes 3 formed on the inner conductor 2 are electrically connected to each other so that the plurality of inner conductors 2 are connected to form an independent spiral coil.
[0012]
Next, a lead-out portion 4 made of silver or the like is provided on at least the end surfaces of the uppermost and lowermost insulating sheets 1b.
[0013]
Next, an insulating sheet 1a for forming a suitable magnetic field is formed on the upper and lower sides of the coil to obtain a laminate in which the insulating sheet 1a, the insulating sheet 1b, and the internal conductor 2 are stacked in the vertical direction. .
[0014]
Next, the laminate is cut into a predetermined size so that a predetermined number of coils are formed in one piece, and the individual pieces are separated.
[0015]
Finally, after firing these individual laminates, the end face electrode is formed by applying a conductive paste to the end face of each individual laminate so as to be electrically connected to the lead portion 4 and firing. 5 is formed, and if necessary, the end face electrode 5 is plated with nickel or solder to manufacture a conventional multilayer chip inductor.
[0016]
[Problems to be solved by the invention]
However, in the above conventional multilayer ceramic electronic component, the insulating sheets 1b and the internal conductors 2 are alternately stacked, and the insulating sheets 1b and the internal conductors 2 are not bonded by thermocompression bonding. It is formed by a printing method such as screen printing. At this time, since the plasticizer in the insulating sheet 1b evaporates in the drying process, the adhesive force between the insulating sheets 1b is weakened, so that air is caught between the insulating sheets 1b. Or a delamination between the insulating sheets 1b occurs, and the adhesiveness between the insulating sheets 1b tends to deteriorate. Furthermore, since a low direct current resistance value is currently required to cope with a large current, the thickness of the inner conductor 2 tends to increase, but this tends to increase delamination defects.
[0017]
Further, if the amount of the plasticizer in the insulating sheet 1 is increased uniformly in order to improve the adhesive force between the insulating sheets 1b, the insulating sheet 1 of the piece-like laminate when cutting into the piece-like laminate. Since it becomes easy to adhere | attach each other, the reattachment of the piece-like laminated body generate | occur | produced, and it became the cause of a yield falling.
[0018]
The present invention solves the above-described conventional problems, and provides a method for manufacturing a multilayer ceramic electronic component capable of improving the adhesion between insulating sheets on which internal conductors are formed without reducing the yield. It is the purpose.
[0019]
[Means for Solving the Problems]
In order to achieve the above object, a method for producing a multilayer ceramic electronic component according to the present invention comprises: preparing an insulating sheet on which a via electrode is formed; an insulating sheet on which no via electrode is formed; and a plurality of internal conductors; Stacking an insulating sheet on which the via electrode is formed and an insulating sheet on which no via electrode is formed so that conductors are electrically connected to each other via the via electrode; A step of firing, wherein the amount of plasticizer in the insulating sheet on which the via electrode is formed is larger than the amount of plasticizer in the insulating sheet on which the via electrode is not formed, and the via electrode is formed by a printing method. and an insulating sheet in which the via electrode is formed prior to lamination which was so dry, according to this manufacturing method, the yield low Without, is capable of improving the adhesion between the insulating sheet with an inner conductor is formed.
[0020]
DETAILED DESCRIPTION OF THE INVENTION
According to the first aspect of the present invention, there is provided a step of preparing an insulating sheet on which a via electrode is formed, an insulating sheet on which a via electrode is not formed, and a plurality of internal conductors; A step of laminating an insulating sheet on which the via electrode is formed and an insulating sheet on which the via electrode is not formed so as to be electrically connected to each other, and a step of firing the laminate. The amount of plasticizer in the insulating sheet in which the via electrode is formed is larger than the amount of plasticizer in the insulating sheet in which the via electrode is not formed, and the via electrode is formed by a printing method and is laminated before being laminated. which was so as to dry the insulating sheet via electrodes are formed, according to this manufacturing method, the plasticizer in insulating sheet via electrode is formed The reason that most, even if plasticizer insulating sheet via electrode is formed in the drying step is evaporated, it is possible to secure a plasticizer in insulating sheet via electrode is formed above a predetermined amount, thereby, Since the adhesive force between the insulating sheets on which the via electrodes are formed becomes stronger, there is no possibility that air will be caught between the insulating sheets on which the via electrodes are formed or that there will be no delamination between the insulating sheets. as a result, in addition to the fact that adhesion is improved between the insulating sheet via electrodes are formed, a plasticizer in the insulating sheet the amount of plasticizer in the insulating sheet via electrode is not formed, the via electrodes are formed Therefore, when cutting into individual laminates, it becomes difficult for the insulating sheets of the individual laminates to be bonded to each other. It is expected to have an effect that it is possible to prevent a reduction in yield without reattachment generation of objects.
[0021]
Hereinafter, a multilayer chip inductor which is a multilayer ceramic electronic component according to an embodiment of the present invention will be described with reference to the drawings.
[0022]
The configuration of the multilayer chip inductor according to one embodiment of the present invention is the same as that of the conventional multilayer chip inductor shown in FIGS. 1 and 2, and therefore, the description thereof is omitted and the same reference numerals are given.
[0023]
A method for manufacturing a multilayer chip inductor according to an embodiment of the present invention will be described below with reference to the drawings.
[0024]
1 and 2, first, at least one of a vehicle in which a resin such as butyral, a plasticizer such as a phthalic acid, and a solvent such as butyl acetate are dissolved, and Ni, Zn, Cu, Mn, and Bi. The ceramic material is obtained by kneading the ferrite material.
[0025]
Next, this ceramic paint is applied to the upper surface of a support such as PET by a sheet forming method such as a doctor blade method and dried at about 70 ° C. to obtain an insulating sheet 1a.
[0026]
Next, the amount of the phthalic acid plasticizer is increased, and the insulating sheet 1b is obtained by the same method.
[0027]
Next, after punching the insulating sheet 1b by punching or the like, a conductor paste such as silver or silver palladium is filled into the hole by screen printing or the like and dried at about 70 ° C. for 10 minutes to form a plurality of via electrodes 3 To do.
[0028]
Next, a conductive pattern such as silver or silver palladium is used for the insulating sheet 1b on which the plurality of via electrodes 3 are formed, and a predetermined pattern electrically connected to the via electrodes 3 is formed by screen printing or the like. Drying is performed at a temperature of 10 ° C. for 10 minutes to provide a plurality of inner conductors 2 to obtain a plurality of insulating sheets 1 b electrically connected to the via electrodes 3.
[0029]
Next, the insulating sheet 1a is laminated on an adhesive sheet that foams at about 130 ° C., and a support such as PET is peeled off. Furthermore, the insulating sheet 1a is placed so that the insulating sheets 1a are in contact with each other, laminated by thermocompression bonding at about 60 to 120 ° C., and a support such as PET is peeled off. This lamination is repeated several times to form a laminated body of insulating sheets 1a.
[0030]
Next, a plurality of inner conductors 2 and a plurality of insulating sheets 1b are laminated alternately and vertically in the same manner as described above so that the inner conductors 2 do not contact each other. At this time, the via electrodes 3 formed on the inner conductor 2 are electrically connected to each other, the plurality of inner conductors 2 are connected to each other, and a plurality of independent spiral coils are formed.
[0031]
In this case, the amount of plasticizer in at least one of the upper and lower insulating sheets 1b where the inner conductor 2 is located may be increased.
[0032]
Next, a lead-out portion 4 made of silver or the like is provided on at least the end surfaces of the uppermost and lowermost insulating sheets 1b.
[0033]
Next, a laminate of insulating sheets 1a for forming a proper magnetic field is formed on the upper and lower sides of the coil, and the insulating sheets 1a and 1b and the internal conductor 2 are stacked in the vertical direction. Get things.
[0034]
Next, the laminate is cut into a predetermined size so that a predetermined number of coils are formed in one piece, and the foamed sheet is foamed and separated into individual pieces.
[0035]
Finally, after firing these individual laminates at about 900 ° C. for 3 hours, a conductor paste is applied to the end face of each individual laminate so as to be electrically connected to the lead portion 4 and dried. And the end surface electrode 5 is formed by baking at about 850 degreeC. Further, the end surface electrode 5 is plated with nickel or solder as necessary to manufacture the multilayer chip inductor according to the embodiment of the present invention.
[0036]
The amount of the plasticizer in the insulating sheet 1a and the insulating sheet 1b is determined by the dimensions of the insulating sheet 1a and the insulating sheet 1b, the thickness of the internal conductor 2, the surface area, and the like, and the adhesive force between the insulating sheets 1b becomes strong. In addition, the amount is a predetermined amount that does not cause reattachment of the piece-like laminate.
[0037]
(Table 1) shows the amount of the plasticizer contained in the insulating sheet 1a and the insulating sheet 1b, the delamination failure rate, and the reattachment occurrence rate of the piece-like laminate in the multilayer chip inductor according to the embodiment of the present invention. It shows the relationship.
[0038]
In this case, the ferrite material is a NiZnCu-based material having a specific surface area of 5 m 2 / g and an average particle diameter of 0.9 μm, the insulating sheet 1a and the insulating sheet 1b have a thickness of 90 μm to 130 μm, and the inner conductor 2 has a thickness of 16 μm to 35 μm. I used one. The amount of the plasticizer is expressed in weight% when the ferrite material is 100.
[0039]
[Table 1]
Figure 0004411682
[0040]
As apparent from Table 1, when the amount of plasticizer in the insulating sheet 1a is 6.50 wt%, when the amount of plasticizer in the insulating sheet 1b is 6.75 wt%, the delamination failure rate and the individual pieces Both the re-deposition occurrence rates of the laminates are 0.1%, both of which are the best. However, when the amount of the plasticizer in the insulating sheet 1b is reduced to 6.50 wt%, which is the same as the amount of the plasticizer in the insulating sheet 1a, the delamination rate becomes 1%. Although there is no peeling failure, the rate of reattachment of the piece-like laminate increases rapidly.
[0041]
Further, when the amount of the plasticizer in the insulating sheet 1a is 6.75 wt%, even if the amount of the plasticizer in the insulating sheet 1b is set to 6.75 wt% or more, the delamination failure is eliminated, but the piece-like laminate is re-used. The rate of adhesion is high.
[0042]
In other words, the ferrite material is NiZnCu and has a specific surface area of 5 m 2 / g and an average particle diameter of 0.9 μm, the insulating sheet 1 a and the insulating sheet 1 b have a thickness of 90 μm to 130 μm, and the inner conductor 2 has a thickness of 16 μm to 35 μm. In the case of using the one, when the amount of the plasticizer in the insulating sheet 1a is 6.50 wt%, the amount of the plasticizer in the insulating sheet 1b is 6.75 wt%, and so on, more than the amount of the plasticizer in the insulating sheet 1a. If it does so, both the delamination defect rate and the reattachment incidence rate of a piece-like laminated body will become good. However, when the amount of the plasticizer in the insulating sheet 1a is increased to 6.75 wt%, the insulating sheets 1 of the individual laminates are easily bonded to each other when cut into individual individual laminates. The rate of redeposition of the laminated laminate increases.
[0043]
As described above, in the multilayer chip inductor according to the embodiment of the present invention, since the amount of the plasticizer in the insulating sheet 1b is increased, even if the plasticizer in the insulating sheet 1b evaporates in the drying process, the plasticity in the insulating sheet 1b is obtained. The amount of the agent can be secured to a predetermined amount or more, thereby increasing the adhesive force between the insulating sheets 1b, so that air can be caught between the insulating sheets 1b, or the delamination between the insulating sheets 1b can be poor. As a result, in addition to improving the adhesion between the insulating sheets 1b, the amount of the plasticizer in the insulating sheet 1a is smaller than the amount of the plasticizer in the insulating sheet 1b. When cutting into piece-like laminates, the insulation sheets of the piece-like laminates are less likely to adhere to each other, and this prevents the piece-like laminates from reattaching. In which there is an advantage that it is possible to prevent a decrease in Mari.
[0044]
In the above-described embodiment of the present invention, the spiral coil has been described. However, the coil may be spiral.
[0045]
【The invention's effect】
As described above, the manufacturing method of the multilayer ceramic electronic component according to the present invention includes a step of preparing an insulating sheet on which a via electrode is formed, an insulating sheet on which a via electrode is not formed, and a plurality of internal conductors, A step of laminating an insulating sheet on which the via electrode is formed and an insulating sheet on which no via electrode is formed so as to be electrically connected via the via electrode, and a step of firing the laminate The amount of plasticizer in the insulating sheet in which the via electrode is formed is larger than the amount of plasticizer in the insulating sheet in which the via electrode is not formed, and the via electrode is formed by a printing method and laminated which was so as to dry the insulating sheet in which the via electrode is formed prior to, according to this manufacturing method, absolute the via electrodes are formed Due to increasing the amount of plasticizer in the sheet, even if plasticizer evaporation of insulating sheet via electrode is formed in the drying step, ensuring a plasticizer in insulating sheet via electrode is formed above a predetermined amount As a result, the adhesive force between the insulating sheets on which the via electrodes are formed becomes stronger, so that air can be caught between the insulating sheets on which the via electrodes are formed, and there is no delamination between the insulating sheets. no longer that or generated, as a result, in addition to the fact that adhesion is improved between the insulating sheet via electrode is formed, the amount of plasticizer in the insulating sheet via electrode is not formed, the vias electrode because of less than the amount of plasticizer in the insulating sheet is formed, an insulating sheet between the pieces shaped laminate when cutting into pieces shaped laminate becomes hard to adhere Becomes, thereby, in which excellent effects that re-adhesion of piece-like laminate can be prevented the decrease in yield without generating.
[Brief description of the drawings]
FIG. 1 is an exploded perspective view of a conventional multilayer chip inductor according to an embodiment of the present invention. FIG. 2 is a cross-sectional view of the multilayer chip inductor according to an embodiment of the present invention and the present invention.
DESCRIPTION OF SYMBOLS 1 Insulating sheet 1a Insulating sheet in which an internal conductor is not formed 1b Insulating sheet positioned above and below the internal conductor 2 Internal conductor
3 via electrode

Claims (1)

バイア電極が形成される絶縁シート、バイア電極が形成されない絶縁シートおよび複数の内部導体を用意する工程と、前記複数の内部導体同士が前記バイア電極を介して電気的に接続されるように、前記バイア電極が形成される絶縁シートとバイア電極が形成されない絶縁シートを積層して積層物を得る工程と、前記積層物を焼成する工程とを備え、前記バイア電極が形成される絶縁シートにおける可塑剤の量を、前記バイア電極が形成されない絶縁シートにおける可塑剤の量より多くするとともに、前記バイア電極を印刷工法で形成し、かつ積層する前に前記バイア電極が形成される絶縁シートを乾燥するようにした積層セラミック電子部品の製造方法。An insulating sheet on which via electrodes are formed, an insulating sheet on which via electrodes are not formed, and a step of preparing a plurality of internal conductors, and the plurality of internal conductors are electrically connected to each other via the via electrodes. A plasticizer in an insulating sheet on which the via electrode is formed, comprising a step of laminating an insulating sheet on which a via electrode is formed and an insulating sheet on which no via electrode is formed to obtain a laminate, and a step of firing the laminate So that the via electrode is formed by a printing method, and the insulating sheet on which the via electrode is formed is dried before being laminated. A method for manufacturing a laminated ceramic electronic component.
JP10789299A 1999-04-15 1999-04-15 Manufacturing method of multilayer ceramic electronic component Expired - Lifetime JP4411682B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP10789299A JP4411682B2 (en) 1999-04-15 1999-04-15 Manufacturing method of multilayer ceramic electronic component

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP10789299A JP4411682B2 (en) 1999-04-15 1999-04-15 Manufacturing method of multilayer ceramic electronic component

Publications (2)

Publication Number Publication Date
JP2000299222A JP2000299222A (en) 2000-10-24
JP4411682B2 true JP4411682B2 (en) 2010-02-10

Family

ID=14470725

Family Applications (1)

Application Number Title Priority Date Filing Date
JP10789299A Expired - Lifetime JP4411682B2 (en) 1999-04-15 1999-04-15 Manufacturing method of multilayer ceramic electronic component

Country Status (1)

Country Link
JP (1) JP4411682B2 (en)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3912248B2 (en) * 2002-09-30 2007-05-09 凸版印刷株式会社 Electromagnetic induction spiral inductor
JP6340576B2 (en) * 2013-11-08 2018-06-13 パナソニックIpマネジメント株式会社 Manufacturing method of laminated parts
WO2023026807A1 (en) * 2021-08-24 2023-03-02 京セラ株式会社 Method for producing multilayer ceramic electronic component

Also Published As

Publication number Publication date
JP2000299222A (en) 2000-10-24

Similar Documents

Publication Publication Date Title
JP3097569B2 (en) Manufacturing method of multilayer chip inductor
JP5874746B2 (en) Solid electrolytic capacitor, electronic component module, method for manufacturing solid electrolytic capacitor, and method for manufacturing electronic component module
JP4428852B2 (en) Multilayer electronic component and manufacturing method thereof
JP3422233B2 (en) Conductive paste for via hole and method for manufacturing multilayer ceramic substrate using the same
JP4411682B2 (en) Manufacturing method of multilayer ceramic electronic component
JP2004200373A (en) Electronic component and method of manufacturing the same
JP4915856B2 (en) Solid electrolytic capacitor
JP4715000B2 (en) Manufacturing method of chip-type electronic component
JP2003297646A (en) Chip-type electronic component
JPH10149945A (en) Multilayered ceramic chip parts and its manufacture
JPH09312232A (en) Manufacturing laminated chip inductor
JP4290237B2 (en) Manufacturing method of laminated electronic component
JPH04206910A (en) Manufacture of laminated coil
TWI339401B (en)
WO2011086796A1 (en) Method of manufacturing substrate with built-in capacitor
JP2004006964A (en) Laminated ceramic chip inductor and method of manufacturing the same
CN212570572U (en) PTC over-current protection device capable of effectively improving long-term environmental stability
JPH09270354A (en) Manufacture of inductor part
JP2002198250A (en) Laminated electronic component
CN210200440U (en) PTC over-current protection device capable of effectively improving long-term environmental stability
JP2002110451A (en) Laminated electronic part and its manufacturing method
JP2001023823A (en) Laminated chip inductor
TWM320738U (en) Multi-layered superimposed solid-state electrolytic capacitor
JP5668370B2 (en) Ceramic electronic component and manufacturing method thereof
JP2000100655A (en) Manufacture of laminated ceramic electronic component

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20060327

RD01 Notification of change of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7421

Effective date: 20060412

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20081117

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20081125

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20090122

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20091027

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20091109

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20121127

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20121127

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20131127

Year of fee payment: 4

EXPY Cancellation because of completion of term