JP4313226B2 - パルス幅調整装置 - Google Patents

パルス幅調整装置 Download PDF

Info

Publication number
JP4313226B2
JP4313226B2 JP2004061009A JP2004061009A JP4313226B2 JP 4313226 B2 JP4313226 B2 JP 4313226B2 JP 2004061009 A JP2004061009 A JP 2004061009A JP 2004061009 A JP2004061009 A JP 2004061009A JP 4313226 B2 JP4313226 B2 JP 4313226B2
Authority
JP
Japan
Prior art keywords
delay
circuit
pulse
output
clock
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2004061009A
Other languages
English (en)
Japanese (ja)
Other versions
JP2005250893A5 (https=
JP2005250893A (ja
Inventor
徹 藤原
隆伸 柏木
昭嘉 内田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Fujitsu Peripherals Ltd
Original Assignee
Fujitsu Ltd
Fujitsu Peripherals Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd, Fujitsu Peripherals Ltd filed Critical Fujitsu Ltd
Priority to JP2004061009A priority Critical patent/JP4313226B2/ja
Publication of JP2005250893A publication Critical patent/JP2005250893A/ja
Publication of JP2005250893A5 publication Critical patent/JP2005250893A5/ja
Application granted granted Critical
Publication of JP4313226B2 publication Critical patent/JP4313226B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Landscapes

  • Pulse Circuits (AREA)
JP2004061009A 2004-03-04 2004-03-04 パルス幅調整装置 Expired - Fee Related JP4313226B2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2004061009A JP4313226B2 (ja) 2004-03-04 2004-03-04 パルス幅調整装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2004061009A JP4313226B2 (ja) 2004-03-04 2004-03-04 パルス幅調整装置

Publications (3)

Publication Number Publication Date
JP2005250893A JP2005250893A (ja) 2005-09-15
JP2005250893A5 JP2005250893A5 (https=) 2006-11-02
JP4313226B2 true JP4313226B2 (ja) 2009-08-12

Family

ID=35031310

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2004061009A Expired - Fee Related JP4313226B2 (ja) 2004-03-04 2004-03-04 パルス幅調整装置

Country Status (1)

Country Link
JP (1) JP4313226B2 (https=)

Also Published As

Publication number Publication date
JP2005250893A (ja) 2005-09-15

Similar Documents

Publication Publication Date Title
KR101200233B1 (ko) 클럭 지터를 측정하는 회로 장치 및 방법
EP4336193B1 (en) Pulse signal width measurement apparatus and method, system, and medium
JP4809473B2 (ja) 遅延時間計測方法、遅延時間調整方法及び可変遅延回路
US7889581B2 (en) Digital DLL circuit
JP3789222B2 (ja) Ｄｌｌ回路及びそれを内蔵するメモリデバイス
US6917660B2 (en) Adaptive de-skew clock generation
KR960003992B1 (ko) 가변지연회로
US6741522B1 (en) Methods and structure for using a higher frequency clock to shorten a master delay line
JP4313226B2 (ja) パルス幅調整装置
JP5549474B2 (ja) 集積回路
JP2002139556A (ja) 半導体試験装置
KR20240006463A (ko) 제어회로 및 반도체 기억장치의 제어방법
JP5773002B2 (ja) 集積回路
JP4371113B2 (ja) デジタルｄｌｌ回路
JP2003266760A (ja) 信号制御回路
KR100588375B1 (ko) 셋업/홀드 타임 제어 회로
JP4838060B2 (ja) アナログ波形発生装置
KR100609135B1 (ko) 셋업/홀드 타임 제어 회로
JP3703655B2 (ja) タイミング信号発生回路
JP2008109577A (ja) 遅延信号生成装置、および遅延量制御方法
JP2005210270A (ja) クロック生成装置、及びクロック生成方法
JP2002232403A (ja) 自動較正機能を有するタイミング発生装置
JP2009109359A (ja) タイミング発生回路
JP2007198880A (ja) 半導体集積回路及びそれを用いたデューティ測定・補正方法

Legal Events

Date Code Title Description
A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20060911

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20060911

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20090303

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20090403

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20090512

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20090514

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120522

Year of fee payment: 3

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

LAPS Cancellation because of no payment of annual fees