JP4184034B2 - 処理機能の実行方法 - Google Patents
処理機能の実行方法 Download PDFInfo
- Publication number
- JP4184034B2 JP4184034B2 JP2002302649A JP2002302649A JP4184034B2 JP 4184034 B2 JP4184034 B2 JP 4184034B2 JP 2002302649 A JP2002302649 A JP 2002302649A JP 2002302649 A JP2002302649 A JP 2002302649A JP 4184034 B2 JP4184034 B2 JP 4184034B2
- Authority
- JP
- Japan
- Prior art keywords
- processing
- batch size
- processing function
- data
- preferred
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/76—Architectures of general purpose stored program computers
- G06F15/80—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
- G06F15/8007—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors single instruction multiple data [SIMD] multiprocessors
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/46—Multiprogramming arrangements
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Software Systems (AREA)
- Computing Systems (AREA)
- Multi Processors (AREA)
- Advance Control (AREA)
- Image Processing (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| GB0125743.5 | 2001-10-26 | ||
| GB0125743A GB2381338B (en) | 2001-10-26 | 2001-10-26 | Improvements in or relating to processing data |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2003271575A JP2003271575A (ja) | 2003-09-26 |
| JP2003271575A5 JP2003271575A5 (https=) | 2005-10-13 |
| JP4184034B2 true JP4184034B2 (ja) | 2008-11-19 |
Family
ID=9924595
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2002302649A Expired - Fee Related JP4184034B2 (ja) | 2001-10-26 | 2002-10-17 | 処理機能の実行方法 |
Country Status (3)
| Country | Link |
|---|---|
| US (1) | US7234141B2 (https=) |
| JP (1) | JP4184034B2 (https=) |
| GB (1) | GB2381338B (https=) |
Families Citing this family (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| GB0226573D0 (en) | 2002-11-14 | 2002-12-18 | Hewlett Packard Co | Data delivery |
| US8515052B2 (en) | 2007-12-17 | 2013-08-20 | Wai Wu | Parallel signal processing system and method |
| CN103377031B (zh) * | 2012-04-27 | 2017-09-26 | 腾讯科技(深圳)有限公司 | 一种多数据处理方法和装置 |
| KR20140033256A (ko) * | 2012-07-11 | 2014-03-18 | 삼성전자주식회사 | 전송 스트림 패킷 생성 장치 및 그것의 ts 패킷 생성 방법 |
Family Cites Families (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS61150059A (ja) * | 1984-12-24 | 1986-07-08 | Sony Corp | デ−タ処理装置 |
| JPS62171032A (ja) * | 1986-01-17 | 1987-07-28 | マ−チン・マリエツタ・コ−ポレ−シヨン | パイプライン式演算装置用マイクロシ−ケンサ |
| DE69031865T2 (de) * | 1990-02-28 | 1998-08-06 | Texas Instruments Inc | Ein SIMD-Prozessor als digitales Filter |
| JP2002191099A (ja) * | 2000-09-26 | 2002-07-05 | Matsushita Electric Ind Co Ltd | 信号処理装置 |
-
2001
- 2001-10-26 GB GB0125743A patent/GB2381338B/en not_active Expired - Fee Related
-
2002
- 2002-10-17 JP JP2002302649A patent/JP4184034B2/ja not_active Expired - Fee Related
- 2002-10-24 US US10/281,085 patent/US7234141B2/en not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| US20030115381A1 (en) | 2003-06-19 |
| US7234141B2 (en) | 2007-06-19 |
| GB2381338B (en) | 2006-04-26 |
| GB0125743D0 (en) | 2001-12-19 |
| JP2003271575A (ja) | 2003-09-26 |
| GB2381338A (en) | 2003-04-30 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US11507372B2 (en) | Processing of instructions fetched from memory | |
| US7260706B2 (en) | Branch misprediction recovery using a side memory | |
| KR19980069869A (ko) | 벡터 프로세서용 로드 및 저장 유니트 | |
| US7543014B2 (en) | Saturated arithmetic in a processing unit | |
| US8093485B2 (en) | Method and system for prefetching sound data in a sound processing system | |
| JP4184034B2 (ja) | 処理機能の実行方法 | |
| JPS63191253A (ja) | キャッシュ記憶の優先順位指定装置 | |
| US6088784A (en) | Processor with multiple execution units and local and global register bypasses | |
| EP1125195B1 (en) | Method for executing memory read requests | |
| US6006293A (en) | Method and apparatus for zero overhead sharing for registered digital hardware | |
| JP2620505B2 (ja) | スーパースカラ・プロセッサ・システムの同期化効率を向上させる方法およびシステム | |
| US7984204B2 (en) | Programmable direct memory access controller having pipelined and sequentially connected stages | |
| US7519794B2 (en) | High performance architecture for a writeback stage | |
| CN121478350B (zh) | 一种指令执行设备、执行方法及电子装置 | |
| US20090265515A1 (en) | Information Processing Apparatus, Information Processing Method, and Computer Program | |
| CN1097783C (zh) | 数据处理的系统和方法以及带有这类系统的通信系统 | |
| JP2731740B2 (ja) | 通信レジスタ付並列計算機 | |
| JP2743685B2 (ja) | 固定小数点プロセッサ | |
| JPS60105050A (ja) | パイプライン制御方式 | |
| JPH0421033A (ja) | 命令プリフェッチ装置 | |
| JPH1139246A (ja) | ディスクアクセス方式 | |
| JPH0659916A (ja) | 命令プリフェッチ装置 | |
| JPH08202616A (ja) | 中央演算処理装置と情報処理システム | |
| JPH1124930A (ja) | 情報処理装置 | |
| JPH05108852A (ja) | データ駆動型データ処理装置 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20050603 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20050603 |
|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20070903 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20070925 |
|
| A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20071217 |
|
| A602 | Written permission of extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A602 Effective date: 20071220 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20080110 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20080826 |
|
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20080903 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20110912 Year of fee payment: 3 |
|
| R150 | Certificate of patent or registration of utility model |
Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20110912 Year of fee payment: 3 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20120912 Year of fee payment: 4 |
|
| LAPS | Cancellation because of no payment of annual fees |