JP2003271575A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2003271575A5 JP2003271575A5 JP2002302649A JP2002302649A JP2003271575A5 JP 2003271575 A5 JP2003271575 A5 JP 2003271575A5 JP 2002302649 A JP2002302649 A JP 2002302649A JP 2002302649 A JP2002302649 A JP 2002302649A JP 2003271575 A5 JP2003271575 A5 JP 2003271575A5
- Authority
- JP
- Japan
- Prior art keywords
- processing
- batch
- input channel
- determining
- preference
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| GB0125743.5 | 2001-10-26 | ||
| GB0125743A GB2381338B (en) | 2001-10-26 | 2001-10-26 | Improvements in or relating to processing data |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2003271575A JP2003271575A (ja) | 2003-09-26 |
| JP2003271575A5 true JP2003271575A5 (https=) | 2005-10-13 |
| JP4184034B2 JP4184034B2 (ja) | 2008-11-19 |
Family
ID=9924595
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2002302649A Expired - Fee Related JP4184034B2 (ja) | 2001-10-26 | 2002-10-17 | 処理機能の実行方法 |
Country Status (3)
| Country | Link |
|---|---|
| US (1) | US7234141B2 (https=) |
| JP (1) | JP4184034B2 (https=) |
| GB (1) | GB2381338B (https=) |
Families Citing this family (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| GB0226573D0 (en) | 2002-11-14 | 2002-12-18 | Hewlett Packard Co | Data delivery |
| US8515052B2 (en) | 2007-12-17 | 2013-08-20 | Wai Wu | Parallel signal processing system and method |
| CN103377031B (zh) * | 2012-04-27 | 2017-09-26 | 腾讯科技(深圳)有限公司 | 一种多数据处理方法和装置 |
| KR20140033256A (ko) * | 2012-07-11 | 2014-03-18 | 삼성전자주식회사 | 전송 스트림 패킷 생성 장치 및 그것의 ts 패킷 생성 방법 |
Family Cites Families (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS61150059A (ja) * | 1984-12-24 | 1986-07-08 | Sony Corp | デ−タ処理装置 |
| JPS62171032A (ja) * | 1986-01-17 | 1987-07-28 | マ−チン・マリエツタ・コ−ポレ−シヨン | パイプライン式演算装置用マイクロシ−ケンサ |
| DE69031865T2 (de) * | 1990-02-28 | 1998-08-06 | Texas Instruments Inc | Ein SIMD-Prozessor als digitales Filter |
| JP2002191099A (ja) * | 2000-09-26 | 2002-07-05 | Matsushita Electric Ind Co Ltd | 信号処理装置 |
-
2001
- 2001-10-26 GB GB0125743A patent/GB2381338B/en not_active Expired - Fee Related
-
2002
- 2002-10-17 JP JP2002302649A patent/JP4184034B2/ja not_active Expired - Fee Related
- 2002-10-24 US US10/281,085 patent/US7234141B2/en not_active Expired - Fee Related
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP3407203B1 (en) | Statically schedulable feed and drain structure for systolic array architecture | |
| JP2001068993A5 (https=) | ||
| EP1698972A3 (en) | Processor and information processing method | |
| AU2003298240A8 (en) | Method and apparatus for switching between processes | |
| MY138193A (en) | A data processing apparatus and method for moving data between registers and memory | |
| EP1557764A3 (en) | Processor system, DMA control circuit, DMA control method, control method for DMA controller, graphic processing method, and graphic processing circuit | |
| EP2284691A3 (en) | Computing device, information processing apparatus, and method of controlling computing device | |
| JP2004054585A5 (https=) | ||
| JP2006190274A5 (https=) | ||
| JP2003271575A5 (https=) | ||
| JP2013233286A5 (https=) | ||
| JPWO2011036918A1 (ja) | データ並べ替え回路、可変遅延回路、高速フーリエ変換回路、およびデータ並べ替え方法 | |
| US9170839B2 (en) | Method for job scheduling with prediction of upcoming job combinations | |
| JP4690723B2 (ja) | 画像片とサーキュラーアドレッシング構成を使用する画像データ処理方法及び装置 | |
| JP2008502029A (ja) | コンピュータ・プロセッサ・アレイ | |
| JP3593439B2 (ja) | 画像処理装置 | |
| JP2021083856A5 (https=) | ||
| JP2013071361A5 (https=) | ||
| WO2004034252A3 (en) | Vliw processor with instruction address modification | |
| US7234141B2 (en) | Processing data | |
| KR102149576B1 (ko) | 저전력 디바이스 환경상에서의 공개키 암호 고속화 연산 처리 방법 | |
| JP5441185B2 (ja) | 割り込みコントローラ及び時分割割り込み発生方法 | |
| JP3837386B2 (ja) | 情報処理装置 | |
| CN109948785B (zh) | 一种高效的神经网络电路系统和方法 | |
| JP2008102599A (ja) | プロセッサ |