JP4174407B2 - 電子部品収納用パッケージ - Google Patents
電子部品収納用パッケージ Download PDFInfo
- Publication number
- JP4174407B2 JP4174407B2 JP2003354789A JP2003354789A JP4174407B2 JP 4174407 B2 JP4174407 B2 JP 4174407B2 JP 2003354789 A JP2003354789 A JP 2003354789A JP 2003354789 A JP2003354789 A JP 2003354789A JP 4174407 B2 JP4174407 B2 JP 4174407B2
- Authority
- JP
- Japan
- Prior art keywords
- layer
- nickel
- sealing
- electronic component
- cobalt
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/161—Cap
- H01L2924/1615—Shape
- H01L2924/16195—Flat cap [not enclosing an internal cavity]
Landscapes
- Parts Printed On Printed Circuit Boards (AREA)
- Piezo-Electric Or Mechanical Vibrators, Or Delay Or Filter Circuits (AREA)
Description
1a・・・・搭載部
2・・・・・金属蓋体
3・・・・・電子部品
4・・・・・メタライズ配線導体
6・・・・・封止用メタライズ層
8・・・・・ろう材
9・・・・・ニッケル層
10・・・・ニッケル−コバルト層
11・・・・金層
Claims (3)
- 上面に電子部品が搭載される搭載部および該搭載部を取り囲むようにして取着された封止用メタライズ層を有する絶縁基体と、下面にろう材が被着されており、前記封止用メタライズ層に前記ろう材を介してシーム溶接により接合される金属蓋体とから成る電子部品収納用パッケージにおいて、
前記封止用メタライズ層は、その表面にニッケル層、ニッケル−コバルト層および金層が順次被着されており、かつ前記封止用メタライズ層の厚みが4〜8μm、ニッケル層とニッケル−コバルト層の合計厚みが8〜20μmであることを特徴とする電子部品収納用パッケージ。 - 前記ニッケル−コバルト層のコバルト含有量が5〜30質量%であることを特徴とする請求項1記載の電子部品収納用パッケージ。
- 前記ニッケル−コバルト層の厚みが2〜10μmであることを特徴とする請求項1記載の電子部品収納用パッケージ。
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2003354789A JP4174407B2 (ja) | 2003-10-15 | 2003-10-15 | 電子部品収納用パッケージ |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2003354789A JP4174407B2 (ja) | 2003-10-15 | 2003-10-15 | 電子部品収納用パッケージ |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2005123297A JP2005123297A (ja) | 2005-05-12 |
JP4174407B2 true JP4174407B2 (ja) | 2008-10-29 |
Family
ID=34612597
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2003354789A Expired - Fee Related JP4174407B2 (ja) | 2003-10-15 | 2003-10-15 | 電子部品収納用パッケージ |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP4174407B2 (ja) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7919908B2 (en) | 2006-08-10 | 2011-04-05 | Daishinku Corporation | Piezoelectric resonator device |
JP5119866B2 (ja) * | 2007-03-22 | 2013-01-16 | セイコーエプソン株式会社 | 水晶デバイス及びその封止方法 |
JP5900135B2 (ja) * | 2012-05-07 | 2016-04-06 | 株式会社大真空 | 圧電振動デバイス |
-
2003
- 2003-10-15 JP JP2003354789A patent/JP4174407B2/ja not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
JP2005123297A (ja) | 2005-05-12 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP6297082B2 (ja) | セラミック基板およびその製造方法 | |
JP2000106408A (ja) | 電子部品収納用パッケージおよびこれに用いられる金属製蓋体 | |
JP4174407B2 (ja) | 電子部品収納用パッケージ | |
JP4654104B2 (ja) | セラミックパッケージ | |
JP3556567B2 (ja) | 電子部品収納用パッケージ | |
JP4028808B2 (ja) | 電子部品収納用パッケージ | |
JP3377850B2 (ja) | 表面実装型水晶発振器及びその製造方法 | |
JP4614594B2 (ja) | 電子部品収納用パッケージ | |
JP2005243739A (ja) | 電子部品収納用パッケージおよび電子装置 | |
JP3420469B2 (ja) | 配線基板 | |
JP3652320B2 (ja) | 電子部品収納用パッケージおよび電子装置 | |
JP2003133449A (ja) | ろう材付きシールリングおよびこれを用いた電子部品収納用パッケージの製造方法 | |
JP3164802B1 (ja) | 電子部品収納用パッケージ | |
JP4355097B2 (ja) | 配線基板の製造方法 | |
JP3140439B1 (ja) | 電子部品収納用パッケージ | |
JP4328197B2 (ja) | 電子部品収納用パッケージおよび電子装置 | |
JP4284168B2 (ja) | 電子部品収納用パッケージおよび電子装置 | |
JP4683768B2 (ja) | 配線基板 | |
JP3427053B2 (ja) | 電子部品収納用パッケージ | |
JP2004288733A (ja) | 電子部品収納用パッケージ | |
JP2002170895A (ja) | 電子部品収納用パッケージおよびその封止方法 | |
JP2001308212A (ja) | 電子部品収納用パッケージおよびその製造方法 | |
JP3236836B2 (ja) | 電子装置 | |
JP2002164456A (ja) | 電子部品収納用パッケージ | |
JP2001237332A (ja) | 電子部品収納用パッケージ |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20060912 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20080716 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20080722 |
|
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20080818 |
|
R150 | Certificate of patent or registration of utility model |
Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20110822 Year of fee payment: 3 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20110822 Year of fee payment: 3 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20120822 Year of fee payment: 4 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20130822 Year of fee payment: 5 |
|
LAPS | Cancellation because of no payment of annual fees |