JP4158526B2 - メモリカード及びメモリへのデータ書き込み方法 - Google Patents
メモリカード及びメモリへのデータ書き込み方法 Download PDFInfo
- Publication number
- JP4158526B2 JP4158526B2 JP2003003016A JP2003003016A JP4158526B2 JP 4158526 B2 JP4158526 B2 JP 4158526B2 JP 2003003016 A JP2003003016 A JP 2003003016A JP 2003003016 A JP2003003016 A JP 2003003016A JP 4158526 B2 JP4158526 B2 JP 4158526B2
- Authority
- JP
- Japan
- Prior art keywords
- data
- writing
- block
- error
- memory
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Landscapes
- For Increasing The Reliability Of Semiconductor Memories (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
- Read Only Memory (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2003003016A JP4158526B2 (ja) | 2003-01-09 | 2003-01-09 | メモリカード及びメモリへのデータ書き込み方法 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2003003016A JP4158526B2 (ja) | 2003-01-09 | 2003-01-09 | メモリカード及びメモリへのデータ書き込み方法 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2004220068A JP2004220068A (ja) | 2004-08-05 |
| JP2004220068A5 JP2004220068A5 (enExample) | 2006-02-23 |
| JP4158526B2 true JP4158526B2 (ja) | 2008-10-01 |
Family
ID=32894400
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2003003016A Expired - Fee Related JP4158526B2 (ja) | 2003-01-09 | 2003-01-09 | メモリカード及びメモリへのデータ書き込み方法 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JP4158526B2 (enExample) |
Families Citing this family (14)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2006040900A1 (ja) * | 2004-10-14 | 2006-04-20 | Advantest Corporation | 誤り訂正符号が付加されたデータ列を記憶する被試験メモリを試験する試験装置及び試験方法 |
| JP4843222B2 (ja) * | 2005-01-11 | 2011-12-21 | 株式会社東芝 | 半導体記憶装置の制御方法、メモリカード、及びホスト機器 |
| KR100648290B1 (ko) | 2005-07-26 | 2006-11-23 | 삼성전자주식회사 | 프로그램 속도를 향상시킬 수 있는 불 휘발성 메모리 장치및 그것의 프로그램 방법 |
| US7447955B2 (en) * | 2005-11-30 | 2008-11-04 | Advantest Corporation | Test apparatus and test method |
| DE602007008216D1 (de) | 2006-04-06 | 2010-09-16 | Advantest Corp | Testvorrichtung und testverfahren |
| KR100894809B1 (ko) | 2006-09-22 | 2009-04-24 | 삼성전자주식회사 | 메모리 시스템 및 그것의 프로그램 방법 |
| KR100845526B1 (ko) | 2006-10-19 | 2008-07-10 | 삼성전자주식회사 | 플래시 메모리를 포함한 메모리 시스템 및 그것의 프로그램방법 |
| JP5100663B2 (ja) * | 2006-12-26 | 2012-12-19 | 株式会社アドバンテスト | 試験装置および試験方法 |
| JP5029883B2 (ja) * | 2007-05-17 | 2012-09-19 | 横河電機株式会社 | 半導体試験装置 |
| JP5131163B2 (ja) * | 2008-11-12 | 2013-01-30 | 横河電機株式会社 | リダンダンシ演算方法及び装置並びにメモリ試験装置 |
| US8291297B2 (en) * | 2008-12-18 | 2012-10-16 | Intel Corporation | Data error recovery in non-volatile memory |
| JP5867264B2 (ja) | 2012-04-24 | 2016-02-24 | ソニー株式会社 | 記憶制御装置、メモリシステム、情報処理システム、および、記憶制御方法 |
| US9110829B2 (en) * | 2012-11-30 | 2015-08-18 | Taiwan Semiconductor Manufacturing Co. Ltd. | MRAM smart bit write algorithm with error correction parity bits |
| KR102252379B1 (ko) | 2013-06-24 | 2021-05-14 | 삼성전자주식회사 | 메모리 시스템 및 이의 독출 방법 |
-
2003
- 2003-01-09 JP JP2003003016A patent/JP4158526B2/ja not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| JP2004220068A (ja) | 2004-08-05 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP4722839B2 (ja) | メモリ制御回路、不揮発性記憶装置及びメモリ制御方法 | |
| EP0862762B1 (en) | Semiconductor memory device having error detection and correction | |
| US6601132B2 (en) | Nonvolatile memory and method of writing data thereto | |
| US8055957B2 (en) | Semiconductor integrated circuit device having fail-safe mode and memory control method | |
| US9612954B2 (en) | Recovery for non-volatile memory after power loss | |
| US8914702B2 (en) | Bit error repair method and information processing apparatus | |
| US20090307413A1 (en) | Data writing method for flash memory and storage system and controller using the same | |
| JP4158526B2 (ja) | メモリカード及びメモリへのデータ書き込み方法 | |
| JP2010529557A (ja) | 新たな不良ブロック検出 | |
| TWI633428B (zh) | 資料儲存裝置與記憶體裝置之資料處理方法 | |
| TW200926182A (en) | Memory apparatus and method for accessing a flash memory, and method of evenly using blocks of the flash memory | |
| US8200892B2 (en) | Memory controller, memory system with memory controller, and method of controlling flash memory | |
| US9383929B2 (en) | Data storing method and memory controller and memory storage device using the same | |
| JP2023079292A (ja) | 半導体記憶装置、データ書込方法及び半導体記憶装置の製造方法 | |
| JP4357305B2 (ja) | 外部記憶装置 | |
| JP4433792B2 (ja) | メモリコントローラ及びメモリコントローラを備えるフラッシュメモリシステム、並びに、フラッシュメモリの制御方法 | |
| JP4602387B2 (ja) | メモリカード、不揮発性メモリ、不揮発性メモリのデータ書込み方法及びデータ書込み装置 | |
| JP4818453B1 (ja) | 電子機器およびデータ読み出し方法 | |
| JP2005316793A (ja) | フラッシュメモリシステム及びフラッシュメモリの制御方法 | |
| JP4655034B2 (ja) | メモリコントローラ及びフラッシュメモリシステム並びにフラッシュメモリの制御方法 | |
| JP4332132B2 (ja) | メモリコントローラ、フラッシュメモリシステム及びフラッシュメモリの制御方法 | |
| JP2007323159A (ja) | メモリコントローラ及びメモリコントローラを備えるフラッシュメモリシステム、並びに、フラッシュメモリの制御方法 | |
| JP4245594B2 (ja) | メモリコントローラ及びフラッシュメモリシステム | |
| JP2022040856A (ja) | メモリ制御装置及びメモリ制御方法 | |
| JP2009026062A (ja) | メモリコントローラ、メモリシステム及びメモリ制御方法 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20051227 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20051227 |
|
| RD01 | Notification of change of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7421 Effective date: 20060112 |
|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20080620 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20080624 |
|
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20080707 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20110725 Year of fee payment: 3 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20120725 Year of fee payment: 4 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20130725 Year of fee payment: 5 |
|
| LAPS | Cancellation because of no payment of annual fees |