JP4111130B2 - 半導体装置 - Google Patents

半導体装置 Download PDF

Info

Publication number
JP4111130B2
JP4111130B2 JP2003402360A JP2003402360A JP4111130B2 JP 4111130 B2 JP4111130 B2 JP 4111130B2 JP 2003402360 A JP2003402360 A JP 2003402360A JP 2003402360 A JP2003402360 A JP 2003402360A JP 4111130 B2 JP4111130 B2 JP 4111130B2
Authority
JP
Japan
Prior art keywords
wire
semiconductor device
surface electrode
electrode
semiconductor element
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2003402360A
Other languages
English (en)
Other versions
JP2005166854A (ja
Inventor
靖 豊田
克明 斎藤
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP2003402360A priority Critical patent/JP4111130B2/ja
Publication of JP2005166854A publication Critical patent/JP2005166854A/ja
Application granted granted Critical
Publication of JP4111130B2 publication Critical patent/JP4111130B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02Bonding areas ; Manufacturing methods related thereto
    • H01L24/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/04042Bonding areas specifically adapted for wire connectors, e.g. wirebond pads
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/05599Material
    • H01L2224/056Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05617Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/05624Aluminium [Al] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45117Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/45124Aluminium (Al) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/4846Connecting portions with multiple bonds on the same bonding area
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485Material
    • H01L2224/48505Material at the bonding interface
    • H01L2224/48699Principal constituent of the connecting portion of the wire connector being Aluminium (Al)
    • H01L2224/487Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/48717Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950 °C
    • H01L2224/48724Aluminium (Al) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/4911Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain
    • H01L2224/49111Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain the connectors connecting two common bonding areas, e.g. Litz or braid wires
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/4911Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain
    • H01L2224/49113Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain the connectors connecting different bonding areas on the semiconductor or solid-state body to a common bonding area outside the body, e.g. converging wires
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/4912Layout
    • H01L2224/49175Parallel arrangements
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73265Layer and wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/8512Aligning
    • H01L2224/85148Aligning involving movement of a part of the bonding apparatus
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/852Applying energy for connecting
    • H01L2224/85201Compression bonding
    • H01L2224/85205Ultrasonic bonding
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00014Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01004Beryllium [Be]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01005Boron [B]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01006Carbon [C]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01013Aluminum [Al]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01014Silicon [Si]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01033Arsenic [As]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013Alloys
    • H01L2924/014Solder alloys
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/13Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304Transistor
    • H01L2924/1305Bipolar Junction Transistor [BJT]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/13Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304Transistor
    • H01L2924/1305Bipolar Junction Transistor [BJT]
    • H01L2924/13055Insulated gate bipolar transistor [IGBT]

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Wire Bonding (AREA)

Description

本発明は半導体装置に係り、特に、サージ電流破壊耐量の高いダイオードを有するものに好適な半導体装置に関する。
IGBT、ダイオード、GTO、トランジスタ等のパワー半導体モジュールが従来技術として知られている。これらのパワー半導体素子はその耐圧や電流容量に応じて、各種インバータ装置などに適用されている。中でもIGBTは大電流の高周波動作が可能であり、電圧制御素子であるために制御が容易であるなどの利点を有している。また安全性や実装上の簡便性から、多くの場合はモジュールのベース部分と電流通流部分とが絶縁基板によって電気的に絶縁された、内部絶縁型の構造となっている。
IGBTモジュールでは、逆電圧印加防止と還流目的でダイオードが設けてある場合が多い。このダイオードに要求される特性の中に、サージ電流破壊耐量がある。これは何らかの理由により突発的に大電流がダイオードを流れても破壊しない電流を示すもので、想定される波形である正弦波電流に対して規定されることが多い。このサージ電流破壊耐量が高いほど、実使用において誤動作による半導体装置の破壊確率が下がり、使いやすいものになる。
このサージ電流によってダイオードが破壊する場合、ダイオード素子におけるワイヤ近傍の半導体素子表面に形成した電極(以下、表面電極と略す。)が溶解している。このことからワイヤ付近の表面電極部に大電流が集中し、温度上昇により電極が溶解したと考えられる。つまり表面電極部に局所的に電流を集中させない構造を持たせることがサージ電流破壊耐量向上に有効である。そのための手法として、ワイヤの抵抗値を等しくする方法が特許文献1に開示されている。この特許文献1では図3(a)に示すワイヤ3の抵抗値を全て等しくしてある。なお、図3(a)において、符号1は電力半導体素子、2は表面電極、3はワイヤ、4、5は外部電極、6は絶縁基板、8はワイヤと電極との接合部である。また、図3(b)は、図3(a)のC−C′での断面図であり、符号7は半田を示す。
また、特許文献2では、外部電極のエリアや空間的スペースを小さくするために、1本のワイヤを表面電極上の2箇所以上で接合する手法を開示している。
特開平4−94141号公報 特開平10−32218号公報
前記特許文献1に記載されているようにワイヤの抵抗値を等しくしただけでは、ワイヤ接合部の表面電極が溶解することの本質的な対策にはならず、ワイヤの本数を増やすなどしてワイヤ接合部の数をできるだけ多くして、表面電極の電流密度を下げる必要がある。しかしながら、表面電極や外部電極のワイヤ接合可能エリアが狭かったり、あるいは空間的スペースが狭い場合には、ワイヤの本数を多くできない問題がある。
また、前記特許文献2に記載されているように、単に接合箇所を増やしただけでは、外部電極に最も近い接点に電流が集中するので、サージ電流破壊耐量を向上できない。
本発明の目的は、表面電極上のワイヤ接合部における電流集中が小さく、サージ電流破壊耐量が高い半導体装置を提供することである。
本発明の半導体装置は、上記目的を達成するために、半導体素子と外部基板とを接合する1本の金属ワイヤと半導体素子の表面電極とが2箇所以上で接合され、かつ前記金属ワイヤが前記各接合部の間を表面電極に沿ってループを形成することなく直線配置されていることを特徴とする
本発明の半導体装置は、表面電極上のワイヤ接合部における電流集中が小さく、サージ電流破壊耐量を高くできる。
以下本発明の実施例の詳細を図面を参照しながら説明する。
図1(a)は、本実施例の半導体装置の平面図を示す。また、図1(b)は図1(a)のA−A′での断面図である。図1(a)、図1(b)で、符号1は電力半導体素子、2は表面電極、3はワイヤ、4、5は外部電極、6は絶縁基板、7は半田、8はワイヤ3と表面電極2との接合部、9はワイヤと外部電極5との接合部である。表面電極2は電力半導体素子1の表面に形成されていて、外部電極4は電力半導体素子1の裏面と半田7を介して電気的に接合している。以下、電力半導体素子1としてシリコン基板に形成したダイオードを例に説明する。
ワイヤ3は外部電極5から半導体素子1へ電流を流す役目をしており、半導体素子1の表面電極2によって導通している。本実施例では、ワイヤ3はアルミニウムワイヤあるいは、アルミニウムを主成分とするアルミニウム合金ワイヤであり、その直径は150μmから1mm程度である。また、表面電極2はシリコン半導体基板に直接あるいは絶縁膜を介して配置したアルミニウム膜あるいはアルミニウムを主成分とするアルミニウム合金(例えばAl−Si合金)の膜であって、1辺が3mmから15mm程度の4辺形である。表面電極2は、アルミニウムあるいはアルミニウム合金と、例えば、TiWなどとを積層した多層膜であっても良い。ワイヤ3と表面電極2や外部電極5とは、例えば超音波接合によって電気的に接合されている。なお、ワイヤ3は径が太過ぎると表面電極2への接合の際に過大な圧力を加え表面電極にダメージを与えるので、好ましくない。
本実施例では、1本のワイヤ3が電力半導体素子1の表面電極2の上の複数箇所(図1(a)では2箇所)の接合部8で接合されているが、ワイヤ3は、その接合部8の間でループを形成せずに、表面電極2の電極面に沿って接合部8の間を最短の長さで1本の直線で結ぶように配置してある。このように本実施例の半導体装置ではワイヤ3が最短の長さで表面電極2の上の各接合部8を結んでいるので、複数の接合部8間のワイヤ3の電気抵抗が最も小さくなり、表面電極2側の接合部8への電流集中が回避できる。なお、1本のワイヤ3を表面電極に接続する接合部8の数は、2箇所から5箇所が好ましい。
本実施例では、図1(a)、図1(b)に示すように、平行に配置した複数本数のワイヤ3全ての表面電極2側の端部をそれぞれ複数箇所の接合部8で接合しているが、このワイヤ3は1本であっても良い。また、複数あるワイヤ3のうちの、少なくとも1本のワイヤ3が図1(a)、図1(b)に示すような接合部8を備えていても良い。このように本実施例では、ワイヤ3の本数を大きく増やしたり、ワイヤの径を極端に大きくすることなく、表面電極2側の接合部8への電流集中を回避したので、サージ電流破壊耐量が高い半導体装置を実現できた。
図2(a)に本実施例の半導体装置の平面図を示す。また、図2(b)は、図2(a)のB−B′での断面図である。本実施例の半導体装置は、1本のワイヤ3が電力半導体素子1の表面電極2の1箇所の接合部8で接合されている。ワイヤ3の接合部8は、表面電極2の電極面に沿ってワイヤ3の直径の5倍から100倍、好ましくは10倍から50倍の長さ、より好ましくは20倍から40倍の長さに渡って、接合している点が実施例1の半導体装置と異なる。接合部8の長さがワイヤ3の直径の5倍未満では表面電極2とワイヤ3との接合部8に過大な電流が集中し好ましくない。また、接合部8の長さがワイヤ3の直径の100倍以上では、ワイヤ3を表面電極2にムラなく接合できない。
本実施例の半導体装置では、図2(a)、図2(b)に示すように、ワイヤ3は表面電極2の横方向に渡って接合されていて、接合部8の接合面積が大きいので、表面電極2の局部的な電流密度上昇を回避でき、サージ電流破壊耐量が向上する。
本実施例の半導体装置は、複数本のワイヤ3のうち、1本のワイヤ3の表面電極2側の端部を複数箇所の接合部8で接合したものと、1本のワイヤ3が電力半導体素子1の表面電極2の1箇所の接合部8で接合していて、この接合部8が、表面電極2の電極面に沿ってワイヤ3の直径の5倍から100倍、好ましくは10倍から50倍の長さに渡って接合しているものとを備えていることだけが前記実施例1、実施例2と異なる。本実施例でも表面電極2側の接合部8への電流集中を回避したので、サージ電流破壊耐量が高い半導体装置が実現できた。
実施例1の半導体装置の説明図である。 実施例2の半導体装置の説明図である。 従来技術の半導体装置の説明図である。
符号の説明
1…電力半導体素子、2…表面電極、3…ワイヤ、4,5…外部電極、6…絶縁基板、7…半田、8,9…接合部。

Claims (3)

  1. 表面に電極を有する半導体素子と、半導体素子の外部に設けられた外部電極と、該外部電極と前記半導体素子とを搭載する絶縁基板と、前記半導体素子と外部基板とを接合する金属ワイヤとを備えた半導体装置において、
    1本の前記金属ワイヤと前記半導体素子の表面電極とが2箇所以上で接合され、かつ前記金属ワイヤが前記各接合部の間を表面電極に沿ってループを形成することなく直線配置されていることを特徴とする半導体装置。
  2. 請求項1に記載の半導体装置において、
    前記金属ワイヤの材質が、アルミニウムもしくはアルミニウムを主成分とする合金であることを特徴とする半導体装置。
  3. 請求項1又は2に記載の半導体装置において、
    前記半導体素子がダイオードであり、前記半導体素子の表面電極がアルミニウムもしくはアルミニウム合金であることを特徴とする半導体装置。
JP2003402360A 2003-12-02 2003-12-02 半導体装置 Expired - Fee Related JP4111130B2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2003402360A JP4111130B2 (ja) 2003-12-02 2003-12-02 半導体装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2003402360A JP4111130B2 (ja) 2003-12-02 2003-12-02 半導体装置

Publications (2)

Publication Number Publication Date
JP2005166854A JP2005166854A (ja) 2005-06-23
JP4111130B2 true JP4111130B2 (ja) 2008-07-02

Family

ID=34725942

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2003402360A Expired - Fee Related JP4111130B2 (ja) 2003-12-02 2003-12-02 半導体装置

Country Status (1)

Country Link
JP (1) JP4111130B2 (ja)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4749177B2 (ja) * 2006-02-15 2011-08-17 パナソニック株式会社 接続構造体および接続構造体の製造方法
JP7334655B2 (ja) * 2020-03-06 2023-08-29 三菱電機株式会社 半導体装置

Also Published As

Publication number Publication date
JP2005166854A (ja) 2005-06-23

Similar Documents

Publication Publication Date Title
JP6366612B2 (ja) 電力用半導体モジュール
JP4471967B2 (ja) 双方向スイッチモジュール
JP4924411B2 (ja) 電力半導体装置
JP4239580B2 (ja) 半導体装置
JP4973059B2 (ja) 半導体装置及び電力変換装置
JP4984485B2 (ja) 半導体装置
JP6096614B2 (ja) パワー半導体モジュールおよびそれを用いた電力変換装置
JP2002026251A (ja) 半導体装置
JP2009016583A (ja) 半導体装置およびその製造方法
JP2015220429A (ja) 半導体装置
CN108604768B (zh) 半导体激光器装置及其制造方法
JP4853493B2 (ja) 半導体装置
JP5652346B2 (ja) パワー半導体モジュール
WO2022030244A1 (ja) 半導体装置
JP2007236044A (ja) 電力半導体装置及びそれを使用したインバータブリッジモジュール
WO2018181727A1 (ja) 半導体装置およびその製造方法、ならびに電力変換装置
JP2015076562A (ja) パワーモジュール
JP2007324604A (ja) ボンディング接合部および2つのコンタクト面をボンディングするための方法
JP4349364B2 (ja) 半導体装置
JP6870249B2 (ja) 半導体装置および半導体装置の製造方法
JP4111130B2 (ja) 半導体装置
JP7035920B2 (ja) 半導体装置および電力変換装置
JP7070661B2 (ja) 半導体装置
JP5060453B2 (ja) 半導体装置
JP6394459B2 (ja) 半導体装置

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20051017

RD04 Notification of resignation of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7424

Effective date: 20060424

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20070531

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20070605

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20070802

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20080318

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20080331

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110418

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120418

Year of fee payment: 4

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120418

Year of fee payment: 4

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130418

Year of fee payment: 5

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130418

Year of fee payment: 5

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20140418

Year of fee payment: 6

S111 Request for change of ownership or part of ownership

Free format text: JAPANESE INTERMEDIATE CODE: R313111

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

LAPS Cancellation because of no payment of annual fees