JP3901810B2 - 補正回路付き周波数シンセサイザ - Google Patents
補正回路付き周波数シンセサイザ Download PDFInfo
- Publication number
- JP3901810B2 JP3901810B2 JP27997097A JP27997097A JP3901810B2 JP 3901810 B2 JP3901810 B2 JP 3901810B2 JP 27997097 A JP27997097 A JP 27997097A JP 27997097 A JP27997097 A JP 27997097A JP 3901810 B2 JP3901810 B2 JP 3901810B2
- Authority
- JP
- Japan
- Prior art keywords
- current
- capacitor
- frequency
- circuit
- signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Landscapes
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP27997097A JP3901810B2 (ja) | 1997-09-26 | 1997-09-26 | 補正回路付き周波数シンセサイザ |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP27997097A JP3901810B2 (ja) | 1997-09-26 | 1997-09-26 | 補正回路付き周波数シンセサイザ |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JPH11103251A JPH11103251A (ja) | 1999-04-13 |
| JPH11103251A5 JPH11103251A5 (enExample) | 2005-06-16 |
| JP3901810B2 true JP3901810B2 (ja) | 2007-04-04 |
Family
ID=17618485
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP27997097A Expired - Fee Related JP3901810B2 (ja) | 1997-09-26 | 1997-09-26 | 補正回路付き周波数シンセサイザ |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JP3901810B2 (enExample) |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6708026B1 (en) * | 2000-01-11 | 2004-03-16 | Ericsson Inc. | Division based local oscillator for frequency synthesis |
| JP4631120B2 (ja) * | 2000-02-02 | 2011-02-16 | 日本テキサス・インスツルメンツ株式会社 | 周波数シンセサイザ、位相同期ループ周波数シンセサイザ |
| JP4534140B2 (ja) | 2005-01-28 | 2010-09-01 | エルピーダメモリ株式会社 | Pll回路 |
-
1997
- 1997-09-26 JP JP27997097A patent/JP3901810B2/ja not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| JPH11103251A (ja) | 1999-04-13 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR100292965B1 (ko) | 온도 보상 및 주파수 승산 기능을 갖는 주파수합성기 및 이를제공하는 방법 | |
| US8008955B2 (en) | Semiconductor device | |
| US7405627B2 (en) | PLL frequency synthesizer | |
| US20020136341A1 (en) | Fractional-N frequency synthesizer with fractional compensation method | |
| CN100407575C (zh) | 带有用于改善线性和最大化频率的传播延迟补偿的张弛振荡器 | |
| WO2018145326A1 (en) | Gain calibration for direct modulation synthesizer using look-up table searched by reduced count from overflow counter | |
| CN107005244B (zh) | 通过溢出计数器的减少计数使用查找表搜索的直接调制合成器的增益校准 | |
| JP4631120B2 (ja) | 周波数シンセサイザ、位相同期ループ周波数シンセサイザ | |
| KR100880422B1 (ko) | 분수 보상방법을 갖는 분수분주 주파수 합성기 | |
| JP2001513304A (ja) | ジッター補償されたn分周周波数シンセサイザー | |
| US5107220A (en) | Frequency synthesizer | |
| US7327820B2 (en) | Method and apparatus for reducing quantization noise in fractional-N frequency synthesizers | |
| JP3923150B2 (ja) | 周波数シンセサイザ | |
| US8503501B2 (en) | Spread spectrum clock generation circuit and a method of controlling thereof | |
| US5150082A (en) | Center frequency calibration for DC coupled frequency modulation in a phase-locked loop | |
| JP4357674B2 (ja) | 周波数シンセサイザ | |
| JP3901810B2 (ja) | 補正回路付き周波数シンセサイザ | |
| KR100319422B1 (ko) | 위상동기루프회로 | |
| US10340902B1 (en) | Multiplying delay locked loops with compensation for realignment error | |
| JP4392949B2 (ja) | 周波数シンセサイザ | |
| JP3334565B2 (ja) | 周波数シンセサイザ | |
| JPH0267822A (ja) | 周波数シンセサイザ | |
| JP4082207B2 (ja) | 周波数シンセサイザ | |
| JP4198833B2 (ja) | 周波数シンセサイザ、リップルを補償する方法 | |
| JP3379393B2 (ja) | 周波数シンセサイザ |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20040910 Free format text: JAPANESE INTERMEDIATE CODE: A821 Effective date: 20040910 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20040910 |
|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20060411 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20060418 |
|
| A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A821 Effective date: 20060616 Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20060616 |
|
| A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20060810 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20061226 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20061227 |
|
| R150 | Certificate of patent or registration of utility model |
Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20110112 Year of fee payment: 4 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20110112 Year of fee payment: 4 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20120112 Year of fee payment: 5 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20130112 Year of fee payment: 6 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| LAPS | Cancellation because of no payment of annual fees |