JP3881763B2 - データ処理装置 - Google Patents

データ処理装置 Download PDF

Info

Publication number
JP3881763B2
JP3881763B2 JP02715898A JP2715898A JP3881763B2 JP 3881763 B2 JP3881763 B2 JP 3881763B2 JP 02715898 A JP02715898 A JP 02715898A JP 2715898 A JP2715898 A JP 2715898A JP 3881763 B2 JP3881763 B2 JP 3881763B2
Authority
JP
Japan
Prior art keywords
instruction
register
field
condition
delay amount
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP02715898A
Other languages
English (en)
Japanese (ja)
Other versions
JPH11224194A5 (https=
JPH11224194A (ja
Inventor
豊彦 吉田
秀至 藤井
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Renesas Technology Corp
Original Assignee
Renesas Technology Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Renesas Technology Corp filed Critical Renesas Technology Corp
Priority to JP02715898A priority Critical patent/JP3881763B2/ja
Priority to CN98116941A priority patent/CN1126030C/zh
Priority to US09/146,259 priority patent/US6865666B2/en
Priority to GB9819363A priority patent/GB2334118B/en
Priority to GB0003270A priority patent/GB2343973B/en
Priority to DE19843948A priority patent/DE19843948A1/de
Publication of JPH11224194A publication Critical patent/JPH11224194A/ja
Publication of JPH11224194A5 publication Critical patent/JPH11224194A5/ja
Application granted granted Critical
Publication of JP3881763B2 publication Critical patent/JP3881763B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003Arrangements for executing specific machine instructions
    • G06F9/3005Arrangements for executing specific machine instructions to perform operations for flow control
    • G06F9/30058Conditional branch instructions
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003Arrangements for executing specific machine instructions
    • G06F9/30072Arrangements for executing specific machine instructions to perform conditional operations, e.g. using predicates or guards
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/32Address formation of the next instruction, e.g. by incrementing the instruction counter
    • G06F9/322Address formation of the next instruction, e.g. by incrementing the instruction counter for non-sequential address
    • G06F9/323Address formation of the next instruction, e.g. by incrementing the instruction counter for non-sequential address for indirect branch instructions

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Executing Machine-Instructions (AREA)
  • Advance Control (AREA)
JP02715898A 1998-02-09 1998-02-09 データ処理装置 Expired - Fee Related JP3881763B2 (ja)

Priority Applications (6)

Application Number Priority Date Filing Date Title
JP02715898A JP3881763B2 (ja) 1998-02-09 1998-02-09 データ処理装置
CN98116941A CN1126030C (zh) 1998-02-09 1998-08-28 数据处理装置
US09/146,259 US6865666B2 (en) 1998-02-09 1998-09-03 Data processing device
GB0003270A GB2343973B (en) 1998-02-09 1998-09-04 Data processing device for scheduling conditional operation instructions in a program sequence
GB9819363A GB2334118B (en) 1998-02-09 1998-09-04 Data processing device
DE19843948A DE19843948A1 (de) 1998-02-09 1998-09-24 Datenverarbeitungsvorrichtung

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP02715898A JP3881763B2 (ja) 1998-02-09 1998-02-09 データ処理装置

Publications (3)

Publication Number Publication Date
JPH11224194A JPH11224194A (ja) 1999-08-17
JPH11224194A5 JPH11224194A5 (https=) 2005-08-18
JP3881763B2 true JP3881763B2 (ja) 2007-02-14

Family

ID=12213260

Family Applications (1)

Application Number Title Priority Date Filing Date
JP02715898A Expired - Fee Related JP3881763B2 (ja) 1998-02-09 1998-02-09 データ処理装置

Country Status (5)

Country Link
US (1) US6865666B2 (https=)
JP (1) JP3881763B2 (https=)
CN (1) CN1126030C (https=)
DE (1) DE19843948A1 (https=)
GB (1) GB2334118B (https=)

Families Citing this family (31)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2002008893A1 (en) * 2000-07-21 2002-01-31 Antevista Gmbh A microprocessor having an instruction format containing explicit timing information
US7395527B2 (en) * 2003-09-30 2008-07-01 International Business Machines Corporation Method and apparatus for counting instruction execution and data accesses
US20050071609A1 (en) * 2003-09-30 2005-03-31 International Business Machines Corporation Method and apparatus to autonomically take an exception on specified instructions
US7373637B2 (en) 2003-09-30 2008-05-13 International Business Machines Corporation Method and apparatus for counting instruction and memory location ranges
US7937691B2 (en) * 2003-09-30 2011-05-03 International Business Machines Corporation Method and apparatus for counting execution of specific instructions and accesses to specific data locations
US7421681B2 (en) * 2003-10-09 2008-09-02 International Business Machines Corporation Method and system for autonomic monitoring of semaphore operation in an application
US8381037B2 (en) * 2003-10-09 2013-02-19 International Business Machines Corporation Method and system for autonomic execution path selection in an application
JP2005149297A (ja) * 2003-11-18 2005-06-09 Renesas Technology Corp プロセッサおよびそのアセンブラ
US7415705B2 (en) * 2004-01-14 2008-08-19 International Business Machines Corporation Autonomic method and apparatus for hardware assist for patching code
US7526757B2 (en) 2004-01-14 2009-04-28 International Business Machines Corporation Method and apparatus for maintaining performance monitoring structures in a page table for use in monitoring performance of a computer program
US7895382B2 (en) * 2004-01-14 2011-02-22 International Business Machines Corporation Method and apparatus for qualifying collection of performance monitoring events by types of interrupt when interrupt occurs
US7392370B2 (en) 2004-01-14 2008-06-24 International Business Machines Corporation Method and apparatus for autonomically initiating measurement of secondary metrics based on hardware counter values for primary metrics
US7496908B2 (en) 2004-01-14 2009-02-24 International Business Machines Corporation Method and apparatus for optimizing code execution using annotated trace information having performance indicator and counter information
US7987453B2 (en) * 2004-03-18 2011-07-26 International Business Machines Corporation Method and apparatus for determining computer program flows autonomically using hardware assisted thread stack tracking and cataloged symbolic data
US7421684B2 (en) 2004-03-22 2008-09-02 International Business Machines Corporation Method and apparatus for autonomic test case feedback using hardware assistance for data coverage
US7895473B2 (en) * 2004-04-29 2011-02-22 International Business Machines Corporation Method and apparatus for identifying access states for variables
US7269718B2 (en) * 2004-04-29 2007-09-11 International Business Machines Corporation Method and apparatus for verifying data types to be used for instructions and casting data types if needed
US7328374B2 (en) * 2004-04-29 2008-02-05 International Business Machines Corporation Method and apparatus for implementing assertions in hardware
US20050251706A1 (en) * 2004-04-29 2005-11-10 International Business Machines Corporation Method and apparatus for data-aware hardware operations
US7386690B2 (en) * 2004-04-29 2008-06-10 International Business Machines Corporation Method and apparatus for hardware awareness of data types
US7725694B2 (en) * 2004-12-21 2010-05-25 Denso Corporation Processor, microcomputer and method for controlling program of microcomputer
CN100377068C (zh) * 2005-08-29 2008-03-26 硕颉科技股份有限公司 串行式存储器程序控制器
WO2008072178A1 (en) * 2006-12-11 2008-06-19 Nxp B.V. Pipelined processor and compiler/scheduler for variable number branch delay slots
US8381192B1 (en) * 2007-08-03 2013-02-19 Google Inc. Software testing using taint analysis and execution path alteration
US8275978B1 (en) * 2008-07-29 2012-09-25 Marvell International Ltd. Execution of conditional branch instruction specifying branch point operand to be stored in jump stack with branch destination for jumping to upon matching program counter value
JP5580404B2 (ja) * 2010-03-29 2014-08-27 株式会社東芝 半導体装置
US9280344B2 (en) * 2012-09-27 2016-03-08 Texas Instruments Incorporated Repeated execution of instruction with field indicating trigger event, additional instruction, or trigger signal destination
CN106922186A (zh) * 2014-12-17 2017-07-04 英特尔公司 用于执行自旋‑循环跳转的装置和方法
US11681531B2 (en) 2015-09-19 2023-06-20 Microsoft Technology Licensing, Llc Generation and use of memory access instruction order encodings
US10180840B2 (en) * 2015-09-19 2019-01-15 Microsoft Technology Licensing, Llc Dynamic generation of null instructions
US10423191B2 (en) 2017-01-19 2019-09-24 International Business Machines Corporation Clock comparator sign control

Family Cites Families (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
SE456051B (sv) 1980-02-11 1988-08-29 Western Electric Co Digital processoranordning anordnad for pipeline-databehandlingsoperationer
FR2557712B1 (fr) * 1983-12-30 1988-12-09 Trt Telecom Radio Electr Processeur pour traiter des donnees en fonction d'instructions provenant d'une memoire-programme
US5021945A (en) * 1985-10-31 1991-06-04 Mcc Development, Ltd. Parallel processor system for processing natural concurrencies and method therefor
US4910664A (en) * 1987-11-27 1990-03-20 Mitsubishi Denki Kabushiki Kaisha Data processor with apparatus for reducing loop processing time
US5471591A (en) 1990-06-29 1995-11-28 Digital Equipment Corporation Combined write-operand queue and read-after-write dependency scoreboard
JP2508907B2 (ja) 1990-09-18 1996-06-19 日本電気株式会社 遅延分岐命令の制御方式
EP0518420A3 (en) 1991-06-13 1994-08-10 Ibm Computer system for concurrent processing of multiple out-of-order instructions
JP2761688B2 (ja) 1992-02-07 1998-06-04 三菱電機株式会社 データ処理装置
US5404469A (en) * 1992-02-25 1995-04-04 Industrial Technology Research Institute Multi-threaded microprocessor architecture utilizing static interleaving
US5495598A (en) 1993-12-23 1996-02-27 Unisys Corporation Stuck fault detection for branch instruction condition signals
JPH07200292A (ja) * 1993-12-28 1995-08-04 Mitsubishi Electric Corp パイプライン式プロセッサ
US5590352A (en) 1994-04-26 1996-12-31 Advanced Micro Devices, Inc. Dependency checking and forwarding of variable width operands
JPH08203675A (ja) * 1995-01-26 1996-08-09 Matsushita Electric Works Ltd 調光データ通信方法およびその調光装置
JP2931890B2 (ja) * 1995-07-12 1999-08-09 三菱電機株式会社 データ処理装置
US5752015A (en) * 1996-03-29 1998-05-12 Integrated Device Technology, Inc. Method and apparatus for repetitive execution of string instructions without branch or loop microinstructions
EP1310864A2 (en) * 1996-05-30 2003-05-14 Matsushita Electric Industrial Co., Ltd. Method and circuit for conditional-flag rewriting control
JP3745039B2 (ja) * 1996-08-01 2006-02-15 株式会社ルネサステクノロジ 遅延命令を有するマイクロプロセッサ
JP3578883B2 (ja) * 1997-01-31 2004-10-20 三菱電機株式会社 データ処理装置
US6035389A (en) * 1998-08-11 2000-03-07 Intel Corporation Scheduling instructions with different latencies

Also Published As

Publication number Publication date
GB2334118B (en) 2000-04-26
DE19843948A1 (de) 1999-10-14
GB9819363D0 (en) 1998-10-28
US6865666B2 (en) 2005-03-08
GB2334118A (en) 1999-08-11
US20020002670A1 (en) 2002-01-03
CN1226026A (zh) 1999-08-18
CN1126030C (zh) 2003-10-29
JPH11224194A (ja) 1999-08-17

Similar Documents

Publication Publication Date Title
JP3881763B2 (ja) データ処理装置
JP3745039B2 (ja) 遅延命令を有するマイクロプロセッサ
US5404552A (en) Pipeline risc processing unit with improved efficiency when handling data dependency
JP3547482B2 (ja) 情報処理装置
JP5701487B2 (ja) 同期並列スレッドプロセッサにおける間接的な関数呼び出し命令
EP0789297B1 (en) Data processor loading data and performing multiply-add operation in parallel
JP4511461B2 (ja) データ処理システムでの処理動作マスキング
US6016543A (en) Microprocessor for controlling the conditional execution of instructions
JPH11224194A5 (https=)
EP1102163A2 (en) Microprocessor with improved instruction set architecture
JP2010066892A (ja) データプロセッサ及びデータ処理システム
JPH1049368A (ja) 条件実行命令を有するマイクロプロセッサ
US5522084A (en) Method and system for invalidating instructions utilizing validity and write delay flags in parallel processing apparatus
JPH01214932A (ja) データ処理装置
JP3578883B2 (ja) データ処理装置
CN119556982A (zh) 矢量数据处理器、指令处理方法、片上系统以及计算设备
US6735687B1 (en) Multithreaded microprocessor with asymmetrical central processing units
WO2003079206A1 (en) Methods and apparatus for multi-processing execution of computer instructions
US6629238B1 (en) Predicate controlled software pipelined loop processing with prediction of predicate writing and value prediction for use in subsequent iteration
JPH10222367A (ja) ネスト可能な遅延分岐命令を有するマイクロプロセッサを備えたデータ処理装置及びそのマイクロプロセッサを動作させる方法
JP3841967B2 (ja) マイクロプロセッサ
JPH04238537A (ja) 並列パイプライン命令処理装置
US5737562A (en) CPU pipeline having queuing stage to facilitate branch instructions
JP3182591B2 (ja) マイクロプロセッサ
KR100278136B1 (ko) 데이타처리장치 및 데이타처리방법

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20050208

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20050208

RD03 Notification of appointment of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7423

Effective date: 20050208

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20061019

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20061107

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20061113

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20101117

Year of fee payment: 4

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20111117

Year of fee payment: 5

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20111117

Year of fee payment: 5

S111 Request for change of ownership or part of ownership

Free format text: JAPANESE INTERMEDIATE CODE: R313111

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20111117

Year of fee payment: 5

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20111117

Year of fee payment: 5

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20121117

Year of fee payment: 6

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20121117

Year of fee payment: 6

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20131117

Year of fee payment: 7

S531 Written request for registration of change of domicile

Free format text: JAPANESE INTERMEDIATE CODE: R313531

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

LAPS Cancellation because of no payment of annual fees