JP3843367B2 - 半導体集積回路装置の製造方法 - Google Patents

半導体集積回路装置の製造方法 Download PDF

Info

Publication number
JP3843367B2
JP3843367B2 JP30972598A JP30972598A JP3843367B2 JP 3843367 B2 JP3843367 B2 JP 3843367B2 JP 30972598 A JP30972598 A JP 30972598A JP 30972598 A JP30972598 A JP 30972598A JP 3843367 B2 JP3843367 B2 JP 3843367B2
Authority
JP
Japan
Prior art keywords
insulating film
connection hole
wiring
film
forming
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP30972598A
Other languages
English (en)
Japanese (ja)
Other versions
JP2000138357A (ja
JP2000138357A5 (enExample
Inventor
吉孝 中村
賢斉 平沢
惠三 川北
▲芳▼▲隆▼ 只木
悟 山田
剛 川越
敏宏 関口
勇 浅野
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Micron Memory Japan Ltd
Original Assignee
Elpida Memory Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Elpida Memory Inc filed Critical Elpida Memory Inc
Priority to JP30972598A priority Critical patent/JP3843367B2/ja
Publication of JP2000138357A publication Critical patent/JP2000138357A/ja
Publication of JP2000138357A5 publication Critical patent/JP2000138357A5/ja
Application granted granted Critical
Publication of JP3843367B2 publication Critical patent/JP3843367B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Landscapes

  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Semiconductor Memories (AREA)
JP30972598A 1998-10-30 1998-10-30 半導体集積回路装置の製造方法 Expired - Fee Related JP3843367B2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP30972598A JP3843367B2 (ja) 1998-10-30 1998-10-30 半導体集積回路装置の製造方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP30972598A JP3843367B2 (ja) 1998-10-30 1998-10-30 半導体集積回路装置の製造方法

Publications (3)

Publication Number Publication Date
JP2000138357A JP2000138357A (ja) 2000-05-16
JP2000138357A5 JP2000138357A5 (enExample) 2004-11-11
JP3843367B2 true JP3843367B2 (ja) 2006-11-08

Family

ID=17996556

Family Applications (1)

Application Number Title Priority Date Filing Date
JP30972598A Expired - Fee Related JP3843367B2 (ja) 1998-10-30 1998-10-30 半導体集積回路装置の製造方法

Country Status (1)

Country Link
JP (1) JP3843367B2 (enExample)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3166749B2 (ja) 1999-01-19 2001-05-14 日本電気株式会社 半導体装置およびその製造方法
KR100331568B1 (ko) * 2000-05-26 2002-04-06 윤종용 반도체 메모리 소자 및 그 제조방법
US6518671B1 (en) * 2000-10-30 2003-02-11 Samsung Electronics Co. Ltd. Bit line landing pad and borderless contact on bit line stud with localized etch stop layer and manufacturing method thereof
JP2003007854A (ja) * 2001-06-22 2003-01-10 Nec Corp 半導体記憶装置及びその製造方法
US10930763B2 (en) 2018-09-25 2021-02-23 Taiwan Semiconductor Manufacturing Co., Ltd. Method and device for forming metal gate electrodes for transistors
US11875752B2 (en) * 2020-03-25 2024-01-16 Chengdu Boe Optoelectronics Technology Co., Ltd. Display panel comprising initialization signal line with protruding portion, display device and manufacture method for the same
CN119212384A (zh) * 2024-10-31 2024-12-27 长鑫科技集团股份有限公司 半导体结构及其制备方法

Also Published As

Publication number Publication date
JP2000138357A (ja) 2000-05-16

Similar Documents

Publication Publication Date Title
KR100748821B1 (ko) 반도체집적회로장치및그의제조방법
US8536008B2 (en) Manufacturing method of vertical channel transistor array
KR100561984B1 (ko) 반도체장치의 층간 접속 신뢰성을 향상시키기 위한 반도체 장치 및 그 제조방법
US6900492B2 (en) Integrated circuit device with P-type gate memory cell having pedestal contact plug and peripheral circuit
US6420227B1 (en) Semiconductor integrated circuit device and process for manufacture of the same
US6541333B2 (en) Semiconductor integrated circuit device and method of manufacturing the same
US5300804A (en) Mask ROM device having highly integrated memory cell structure
US8193058B2 (en) Method of manufacturing semiconductor device
JPWO1998045876A1 (ja) 半導体集積回路装置およびその製造方法
US9595528B2 (en) Semiconductor device and method of manufacturing the same
US7495275B2 (en) Semiconductor device and dram integrated circuit device
US20080251824A1 (en) Semiconductor memory device and manufacturing method thereof
JP3843367B2 (ja) 半導体集積回路装置の製造方法
KR100712972B1 (ko) 반도체 집적회로 장치 및 그 제조방법
US6964899B2 (en) Semiconductor device and method of manufacturing the same
US20050186743A1 (en) Method for manufacturing semiconductor device
US20050230716A1 (en) Semiconductor integrated circuit equipment and its manufacture method
JP2004356645A (ja) 半導体集積回路装置
JPH1126714A (ja) 半導体集積回路装置およびその製造方法
JP2005252289A (ja) 半導体集積回路装置の製造方法および半導体集積回路装置

Legal Events

Date Code Title Description
A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20040727

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20040803

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20040924

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20050201

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20050404

TRDD Decision of grant or rejection written
A711 Notification of change in applicant

Free format text: JAPANESE INTERMEDIATE CODE: A711

Effective date: 20060710

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20060718

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20060801

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090825

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100825

Year of fee payment: 4

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110825

Year of fee payment: 5

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110825

Year of fee payment: 5

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120825

Year of fee payment: 6

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120825

Year of fee payment: 6

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130825

Year of fee payment: 7

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

S111 Request for change of ownership or part of ownership

Free format text: JAPANESE INTERMEDIATE CODE: R313113

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

LAPS Cancellation because of no payment of annual fees