JP3765565B2 - Electronic circuit board - Google Patents

Electronic circuit board Download PDF

Info

Publication number
JP3765565B2
JP3765565B2 JP2001134290A JP2001134290A JP3765565B2 JP 3765565 B2 JP3765565 B2 JP 3765565B2 JP 2001134290 A JP2001134290 A JP 2001134290A JP 2001134290 A JP2001134290 A JP 2001134290A JP 3765565 B2 JP3765565 B2 JP 3765565B2
Authority
JP
Japan
Prior art keywords
film
circuit board
electronic circuit
plating
bonding pad
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2001134290A
Other languages
Japanese (ja)
Other versions
JP2002329808A (en
Inventor
邦明 鈴木
清 佐藤
亨 高橋
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Alps Alpine Co Ltd
Original Assignee
Alps Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Alps Electric Co Ltd filed Critical Alps Electric Co Ltd
Priority to JP2001134290A priority Critical patent/JP3765565B2/en
Publication of JP2002329808A publication Critical patent/JP2002329808A/en
Application granted granted Critical
Publication of JP3765565B2 publication Critical patent/JP3765565B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/191Disposition
    • H01L2924/19101Disposition of discrete passive components
    • H01L2924/19107Disposition of discrete passive components off-chip wires

Landscapes

  • Manufacturing Of Printed Wiring (AREA)
  • Parts Printed On Printed Circuit Boards (AREA)

Description

【0001】
【発明の属する技術分野】
本発明は、アルミナ基板上に種々の回路素子が薄膜形成された高周波デバイス用の電子回路基板に係り、特に、トランジスタやダイオード等のベアチップが実装される電子回路基板に関する。
【0002】
【従来の技術】
近年、集積回路技術の発達に伴って電子回路がますます小型化されており、アルミナ基板上にコンデンサやインダクタ等の回路素子を薄膜形成すると共に、このアルミナ基板にトランジスタやダイオード等のベアチップをワイヤーボンディングした小型の電子回路基板が開発されている。
【0003】
図3はこのような電子回路基板の従来例を示す要部断面図である。同図において、符号1はアルミナ基板を示しており、このアルミナ基板1上にはTi膜2とCu膜3およびNi膜4が順次積層されている。また、Ni膜4の表面は保護膜5によって覆われており、この保護膜5を部分的に除去した部位にはボンディング用パッド6が形成されている。このパッド6は、トランジスタ等のベアチップを搭載するためのダイボンド部、あるいはベアチップに接続されるワイヤーをボンディングするためのワイヤーボンド部であり、Ni膜4の表面に順次積層されたNi膜7とAu膜8で構成されている。
【0004】
このように概略構成された電子回路基板において、Ti膜2はアルミナ基板1の表面にスパッタ法によって形成され、このTi膜2を下地層としてCu膜3とNi膜4が電気メッキ法によってパターン形成されている。下層のCu膜3の膜厚は3〜4μmに設定されており、このCu膜3はコンデンサの電極やインダクタあるいは伝送線路等の回路素子を形成している。上層のNi膜4の膜厚は約0.3μmに設定されており、このNi膜4によってCu膜3の酸化や拡散が防止されると共に、保護膜5との密着性が高められている。保護膜5は、フォトレジストのような感光性高分子材料をNi膜4の表面にスピンコートした後、これを露光/現像することによって形成されたもので、その一部にパッド6の形状に対応する除去部5aが形成されている。パッド6を構成するNi膜7とAu膜8は、保護膜5の除去部5a内に露出するNi膜4の表面に無電解メッキ法によって形成され、表面のAu膜8によってベアチップやワイヤーに対する接続の安定化が図られている。
【0005】
【発明が解決しようとする課題】
前述した従来の電子回路基板にあっては、回路素子を形成するCu膜3の表面にNi膜4が連続メッキにより形成されているため、このNi膜4によってCu膜3の酸化や拡散を防止できると共に、保護膜5との密着性を高めることかできる。しかしながら、このNi膜4の表面にパッド6のNi膜7を形成する際、二重のNiメッキとなるため、これらNi膜4とNi膜7間の密着性が悪いという難点があった。
【0006】
また、この種の電子回路基板を高周波デバイスとして使用する場合、回路素子であるインダクタやフィルタのQ値を劣化させないことが重要となるが、前述した従来例では、Cu膜3の表面に形成されたNi膜4が磁性材料からなるため、特に、パッド6の周囲のCu膜3によってインダクタ素子を形成した場合、インダクタのQ値劣化という問題が顕著となる。
【0007】
本発明は、このような従来技術の実情に鑑みてなされたもので、その目的は、密着性の高いボンディング用パッドを形成でき、かつQ値の劣化も少ない電子回路基板を提供することにある。
【0008】
【課題を解決するための手段】
上記目的を達成するために、本発明の電子回路基板は、アルミナ基板上にパターン形成されたCuメッキ膜と、このCuメッキ膜上に積層されたCr膜と、このCr膜の表面を覆う保護膜と、これらCr膜および保護膜を部分的に除去して露出する前記Cuメッキ膜上に積層されたNiメッキ膜と、このNiメッキ膜上に積層されたAu膜とを有し、前記Niメッキ膜と前記Au膜によってボンディング用パッドを構成すると共に、前記ボンディング用パッドの周囲に位置する前記Cuメッキ膜が渦巻き形状にパターン形成され、このCuメッキ膜によってインダクタ素子を構成した。
【0009】
このように構成された電子回路基板では、Cuメッキ膜の表面に形成されたCr膜によって、Cuメッキ膜の酸化や拡散が防止されると共に保護膜との密着性も高められ、しかも、Cr膜を部分的に除去して露出するCuメッキ膜の表面にボンディング用パッドのNiメッキ膜が形成されているため、ボンディング用パッドの密着性を高めることができる。また、ボンディング用パッドの周囲に位置するCuメッキ膜を渦巻き形状にパターン形成し、このCuメッキ膜によってインダクタ素子を構成したので、インダクタのQ値が劣化することを防止できる。この場合、Cr膜はスパッタ法によって薄い膜厚に形成することが好ましく、特に、Cr膜の膜厚が100nm以下に形成されていると効果的である。
【0011】
【発明の実施の形態】
以下、発明の実施の形態について図面を参照して説明すると、図1は本発明の実施形態例に係る電子回路基板の要部断面図、図2は該電子回路基板にベアチップを実装した状態を示す平面図であり、図3に対応する部分には同一符号を付してある。
【0012】
本実施形態例に係る電子回路基板は各種の高周波デバイスとして使用されるもので、図1に示すように、この電子回路基板はアルミナ基板1上にはTi膜2とCu膜3およびCr膜9が順次積層されている。Ti膜2はアルミナ基板1の表面にスパッタ法によって形成され、このTi膜2を下地層としてCu膜3が電気メッキ法によって3〜4μmの膜厚に形成されている。Cu膜3は所望形状にパターニングされており、コンデンサの電極やインダクタあるいは伝送線路等の回路素子を形成している。Cr膜9は前述した従来例のNi膜4に代わるもので、Cu膜3の表面にスパッタ法によって形成されている。Cr膜9の膜厚は50nm程度に薄く形成することが好ましく、本実施形態例では多少のバラツキを考慮して、Cr膜9の膜厚を100nm以下に設定している。Cr膜9の表面には保護膜5が形成されており、この保護膜5はフォトレジストのような感光性高分子材料をCr膜9の表面にスピンコートした後、これを露光/現像することによって形成されたもので、その一部にボンディング用パッド6の形状に対応する除去部5aが形成されている。また、この保護膜5をレジストとしてCr膜9をエッチングすることにより、Cr膜9にも除去部5aと同一形状の除去部9aが形成されており、これら除去部5a,9aからCu膜3の表面が露出している。そして、これら除去部5a,9a内に露出するCu膜3に無電解メッキ法を施すことにより、Cu膜3の表面にNi膜7とAu膜8とが順次積層され、これらNi膜7とAu膜8によってボンディング用パッド6が形成されている。
【0013】
図2に示すように、このように構成された電子回路基板は、トランジスタやダイオード等のベアチップ10を任意のボンディング用パッド6上に搭載すると共に、このベアチップ10と別のパッド6間、あるいは対をなすパッド6間をワイヤー11で接続することにより、最終的に種々の高周波デバイスとして使用されるようになっている。すなわち、アルミナ基板1上には、前述したCu膜3のパターン形状によって渦巻き形状のインダクタ素子Iや伝送線路Pが形成されると共に、これらインダクタ素子Iや伝送線路Pに接続する複数のボンディング用パッド6が形成されており、ベアチップ10が任意のパッド6上に導電性接着剤を用いて固定され、このベアチップ10と別のパッド6間や他の対をなすパッド6間にワイヤー11がボイディングされている。なお、アルミナ基板1上にはコンデンサ等の他の回路素子も形成されており、また、図2において保護膜5は省略されている。
【0014】
上記した本実施形態例にあっては、アルミナ基板1上に種々の回路素子を形成するためのCu膜3を電気メッキ法によってパターン形成し、このCu膜3の表面にCr膜9を薄い膜厚で形成したため、このCr膜9によってCu膜3の酸化や拡散が防止されると共に、Cr膜9と保護膜5との密着性を高めることができる。また、このように薄い膜厚のCr膜9をエッチングにより部分的に除去してCu膜3を露出させ、この露出したCu膜3に無電解メッキ法を施してNi膜7を形成したため、Cu膜3とボンディング用パッド6を形成するNi膜7との密着性が非常に良好となる。さらに、このようなボンディング用パッド6を有する積層構造を高周波回路用のインダクタ素子に適用し、Cu膜3のパターン形状によって渦巻き形状のインダクタ素子Iを形成すると共に、このCu膜3の表面に非磁性材料からなるCr膜9をスパッタ法によって100nm以下(好ましくは50nm程度)の膜厚に薄く形成したため、インダクタのQ値劣化をCr膜9によって効果的に防止することができる。
【0015】
【発明の効果】
本発明は、以上説明したような形態で実施され、以下に記載されるような効果を奏する。
【0016】
アルミナ基板上にパターン形成したCuメッキ膜の表面にCr膜が積層されているため、このCr膜によってCuメッキ膜の酸化や拡散が防止されると共に保護膜との密着性も高められ、しかも、Cr膜を部分的に除去して露出するCuメッキ膜の表面にボンディング用パッドのNiメッキ膜が形成されているため、ボンディング用パッドの密着性が高い電子回路基板を実現することができる。
【0017】
また、このようなボンディング用パッドを有する積層構造を高周波回路用のインダクタ素子に適用し、Cu膜のパターン形状によって渦巻き形状のインダクタ素子を形成したので、インダクタのQ値が劣化することを防止できる。その際、このCu膜の表面に非磁性材料からなるCr膜をスパッタ法によって100nm以下(好ましくは50nm程度)の膜厚に薄く形成すると、インダクタのQ値劣化を効果的に防止することができ、高周波特性に優れた電子回路基板を実現することができる。
【図面の簡単な説明】
【図1】本発明の実施形態例に係る電子回路基板の要部断面図である。
【図2】該電子回路基板にベアチップを実装した状態を示す平面図である。
【図3】従来例に係る電子回路基板の要部断面図である。
【符号の説明】
1 アルミナ基板
2 Ti膜
3 Cu膜(Cuメッキ膜)
5 保護膜
5a 除去部
6 ボンディング用パッド
7 Ni膜(Niメッキ膜)
8 Au膜
9 Cr膜
9a 除去部
10 ベアチップ
11 ワイヤー
I インダクタ素子
P 伝送線路
[0001]
BACKGROUND OF THE INVENTION
The present invention relates to an electronic circuit board for a high-frequency device in which various circuit elements are formed on an alumina substrate, and more particularly to an electronic circuit board on which a bare chip such as a transistor or a diode is mounted.
[0002]
[Prior art]
In recent years, with the development of integrated circuit technology, electronic circuits have become more and more miniaturized. Circuit elements such as capacitors and inductors are formed on alumina substrates, and bare chips such as transistors and diodes are wired on the alumina substrate. Bonded small electronic circuit boards have been developed.
[0003]
FIG. 3 is a cross-sectional view of an essential part showing a conventional example of such an electronic circuit board. In the figure, reference numeral 1 denotes an alumina substrate. On this alumina substrate 1, a Ti film 2, a Cu film 3, and a Ni film 4 are sequentially laminated. Further, the surface of the Ni film 4 is covered with a protective film 5, and bonding pads 6 are formed at portions where the protective film 5 is partially removed. The pad 6 is a die bond portion for mounting a bare chip such as a transistor or a wire bond portion for bonding a wire connected to the bare chip. The Ni film 7 and the Au film sequentially laminated on the surface of the Ni film 4 and Au It is composed of a film 8.
[0004]
In the electronic circuit board schematically structured as described above, the Ti film 2 is formed on the surface of the alumina substrate 1 by the sputtering method, and the Cu film 3 and the Ni film 4 are patterned by the electroplating method using the Ti film 2 as an underlayer. Has been. The thickness of the lower Cu film 3 is set to 3 to 4 μm, and this Cu film 3 forms circuit elements such as capacitor electrodes, inductors, and transmission lines. The thickness of the upper Ni film 4 is set to about 0.3 μm. The Ni film 4 prevents the Cu film 3 from being oxidized and diffused, and improves the adhesion to the protective film 5. The protective film 5 is formed by spin-coating a photosensitive polymer material such as a photoresist on the surface of the Ni film 4 and then exposing / developing the same. Corresponding removal portions 5a are formed. The Ni film 7 and the Au film 8 constituting the pad 6 are formed on the surface of the Ni film 4 exposed in the removal portion 5a of the protective film 5 by the electroless plating method, and are connected to the bare chip or the wire by the Au film 8 on the surface. Stabilization of
[0005]
[Problems to be solved by the invention]
In the above-described conventional electronic circuit board, since the Ni film 4 is formed by continuous plating on the surface of the Cu film 3 forming the circuit element, the Ni film 4 prevents oxidation and diffusion of the Cu film 3. In addition, the adhesion with the protective film 5 can be improved. However, when the Ni film 7 of the pad 6 is formed on the surface of the Ni film 4, since double Ni plating is used, there is a problem that the adhesion between the Ni film 4 and the Ni film 7 is poor.
[0006]
Further, when this type of electronic circuit board is used as a high-frequency device, it is important not to deteriorate the Q value of inductors and filters that are circuit elements. However, in the conventional example described above, the circuit board is formed on the surface of the Cu film 3. Since the Ni film 4 is made of a magnetic material, particularly when the inductor element is formed by the Cu film 3 around the pad 6, the problem of deterioration of the Q value of the inductor becomes remarkable.
[0007]
The present invention has been made in view of the actual situation of the prior art, and an object of the present invention is to provide an electronic circuit board that can form a bonding pad with high adhesion and has little deterioration in Q value. .
[0008]
[Means for Solving the Problems]
In order to achieve the above object, an electronic circuit board according to the present invention includes a Cu plated film patterned on an alumina substrate, a Cr film laminated on the Cu plated film, and a protection covering the surface of the Cr film. A Ni plating film laminated on the Cu plating film exposed by partially removing the Cr film and the protective film, and an Au film laminated on the Ni plating film, the Ni film A bonding pad is constituted by the plating film and the Au film, and the Cu plating film located around the bonding pad is formed in a spiral pattern, and an inductor element is constituted by the Cu plating film .
[0009]
In the electronic circuit board configured as described above, the Cr film formed on the surface of the Cu plating film prevents oxidation and diffusion of the Cu plating film and improves the adhesion with the protective film. Since the Ni plating film of the bonding pad is formed on the surface of the Cu plating film exposed by partially removing the film, adhesion of the bonding pad can be improved. In addition, since the Cu plating film positioned around the bonding pad is formed in a spiral pattern and the inductor element is configured by this Cu plating film, it is possible to prevent the Q value of the inductor from deteriorating. In this case, the Cr film is preferably formed to a thin film thickness by sputtering, and it is particularly effective if the Cr film is formed to a thickness of 100 nm or less.
[0011]
DETAILED DESCRIPTION OF THE INVENTION
DESCRIPTION OF THE PREFERRED EMBODIMENTS Embodiments of the present invention will be described below with reference to the drawings. FIG. 1 is a cross-sectional view of an essential part of an electronic circuit board according to an embodiment of the present invention, and FIG. It is a top view to show, and the same code | symbol is attached | subjected to the part corresponding to FIG.
[0012]
The electronic circuit board according to the present embodiment is used as various high-frequency devices. As shown in FIG. 1, the electronic circuit board is formed on an alumina substrate 1 with a Ti film 2, a Cu film 3, and a Cr film 9. Are sequentially stacked. The Ti film 2 is formed on the surface of the alumina substrate 1 by sputtering, and the Cu film 3 is formed to a thickness of 3 to 4 μm by electroplating using the Ti film 2 as a base layer. The Cu film 3 is patterned into a desired shape, and forms circuit elements such as capacitor electrodes, inductors, and transmission lines. The Cr film 9 replaces the Ni film 4 of the conventional example described above, and is formed on the surface of the Cu film 3 by sputtering. The film thickness of the Cr film 9 is preferably formed as thin as about 50 nm. In this embodiment, the film thickness of the Cr film 9 is set to 100 nm or less in consideration of some variation. A protective film 5 is formed on the surface of the Cr film 9, and this protective film 5 is exposed / developed after a photosensitive polymer material such as a photoresist is spin-coated on the surface of the Cr film 9. The removal part 5a corresponding to the shape of the bonding pad 6 is formed in a part thereof. Further, by etching the Cr film 9 using the protective film 5 as a resist, a removal portion 9a having the same shape as the removal portion 5a is also formed in the Cr film 9, and the removal portion 5a, 9a forms the Cu film 3 from the removal portion 5a. The surface is exposed. Then, by applying an electroless plating method to the Cu film 3 exposed in the removed portions 5a and 9a, a Ni film 7 and an Au film 8 are sequentially laminated on the surface of the Cu film 3, and the Ni film 7 and the Au film A bonding pad 6 is formed by the film 8.
[0013]
As shown in FIG. 2, the electronic circuit board configured as described above has a bare chip 10 such as a transistor or a diode mounted on an arbitrary bonding pad 6 and a gap between the bare chip 10 and another pad 6 or a pair. By connecting the pads 6 forming the above with wires 11, they are finally used as various high-frequency devices. That is, a spiral inductor element I and a transmission line P are formed on the alumina substrate 1 by the pattern shape of the Cu film 3 described above, and a plurality of bonding pads connected to the inductor element I and the transmission line P are formed. 6 is formed, a bare chip 10 is fixed on an arbitrary pad 6 using a conductive adhesive, and a wire 11 is voided between this bare chip 10 and another pad 6 or between another pair of pads 6. ing. Note that other circuit elements such as capacitors are also formed on the alumina substrate 1, and the protective film 5 is omitted in FIG.
[0014]
In the above-described embodiment, a Cu film 3 for forming various circuit elements on the alumina substrate 1 is patterned by electroplating, and a Cr film 9 is formed on the surface of the Cu film 3 as a thin film. Since the Cr film 9 is formed thick, the Cu film 3 is prevented from being oxidized or diffused, and the adhesion between the Cr film 9 and the protective film 5 can be enhanced. Further, the thin Cr film 9 is partially removed by etching to expose the Cu film 3, and the exposed Cu film 3 is subjected to electroless plating to form the Ni film 7. The adhesion between the film 3 and the Ni film 7 forming the bonding pad 6 is very good. Furthermore, a laminated structure having such bonding pads 6 is applied to an inductor element for a high-frequency circuit, and a spiral inductor element I is formed by the pattern shape of the Cu film 3, and the surface of the Cu film 3 is non-coated. Since the Cr film 9 made of a magnetic material is thinly formed to a film thickness of 100 nm or less (preferably about 50 nm) by sputtering, the Q film deterioration of the inductor can be effectively prevented by the Cr film 9.
[0015]
【The invention's effect】
The present invention is implemented in the form as described above, and has the following effects.
[0016]
Since the Cr film is laminated on the surface of the Cu plated film patterned on the alumina substrate, the Cr film prevents oxidation and diffusion of the Cu plated film and improves the adhesion with the protective film, Since the Ni plating film of the bonding pad is formed on the surface of the Cu plating film exposed by partially removing the Cr film, it is possible to realize an electronic circuit board with high adhesion of the bonding pad.
[0017]
Moreover, since the laminated structure having such a bonding pad is applied to an inductor element for a high frequency circuit and a spiral inductor element is formed by the pattern shape of the Cu film, it is possible to prevent the Q value of the inductor from deteriorating. . At this time, if a Cr film made of a non-magnetic material is thinly formed on the surface of the Cu film to a thickness of 100 nm or less (preferably about 50 nm) by sputtering, deterioration of the Q value of the inductor can be effectively prevented. An electronic circuit board having excellent high frequency characteristics can be realized.
[Brief description of the drawings]
FIG. 1 is a cross-sectional view of a main part of an electronic circuit board according to an embodiment of the present invention.
FIG. 2 is a plan view showing a state in which a bare chip is mounted on the electronic circuit board.
FIG. 3 is a cross-sectional view of a main part of an electronic circuit board according to a conventional example.
[Explanation of symbols]
1 Alumina substrate 2 Ti film 3 Cu film (Cu plating film)
5 Protective film 5a Removal part 6 Bonding pad 7 Ni film (Ni plating film)
8 Au film 9 Cr film 9 a Removal part 10 Bare chip 11 Wire I Inductor element P Transmission line

Claims (2)

アルミナ基板上にパターン形成されたCuメッキ膜と、このCuメッキ膜上に積層されたCr膜と、このCr膜の表面を覆う保護膜と、これらCr膜および保護膜を部分的に除去して露出する前記Cuメッキ膜上に積層されたNiメッキ膜と、このNiメッキ膜上に積層されたAu膜とを有し、前記Niメッキ膜と前記Au膜によってボンディング用パッドが構成されていると共に、前記ボンディング用パッドの周囲に位置する前記Cuメッキ膜が渦巻き形状にパターン形成され、このCuメッキ膜によってインダクタ素子が構成されていることを特徴とする電子回路基板。Cu plating film patterned on alumina substrate, Cr film laminated on this Cu plating film, protective film covering the surface of this Cr film, and removing these Cr film and protective film partially and the Cu plated film Ni plating film deposited on the exposed, and a Au film stacked on the Ni plating film, the bonding pad by the Ni plating film and the Au film is formed An electronic circuit board characterized in that the Cu plating film positioned around the bonding pad is patterned in a spiral shape, and an inductor element is constituted by the Cu plating film . 請求項1の記載において、前記Cr膜がスパッタによって100nm以下の膜厚に形成されていることを特徴とする電子回路基板。 2. The electronic circuit board according to claim 1 , wherein the Cr film is formed by sputtering to a thickness of 100 nm or less.
JP2001134290A 2001-05-01 2001-05-01 Electronic circuit board Expired - Fee Related JP3765565B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2001134290A JP3765565B2 (en) 2001-05-01 2001-05-01 Electronic circuit board

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2001134290A JP3765565B2 (en) 2001-05-01 2001-05-01 Electronic circuit board

Publications (2)

Publication Number Publication Date
JP2002329808A JP2002329808A (en) 2002-11-15
JP3765565B2 true JP3765565B2 (en) 2006-04-12

Family

ID=18981999

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2001134290A Expired - Fee Related JP3765565B2 (en) 2001-05-01 2001-05-01 Electronic circuit board

Country Status (1)

Country Link
JP (1) JP3765565B2 (en)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2005057132A (en) * 2003-08-06 2005-03-03 Fcm Kk Circuit board and product including the same
KR100528796B1 (en) * 2003-08-30 2005-11-15 매그나칩 반도체 유한회사 Method of manufacturing inductor in a semiconductor device
JP4661122B2 (en) * 2004-05-18 2011-03-30 ソニー株式会社 Component mounting wiring board and mounting method of components on wiring board
JP2008258499A (en) 2007-04-06 2008-10-23 Sanyo Electric Co Ltd Electrode structure and semiconductor device

Also Published As

Publication number Publication date
JP2002329808A (en) 2002-11-15

Similar Documents

Publication Publication Date Title
US7216419B2 (en) Method of manufacturing a high-frequency coil device
US6576540B2 (en) Method for fabricating substrate within a Ni/Au structure electroplated on electrical contact pads
US7453343B2 (en) Thin-film type common-mode choke coil
US8227298B2 (en) Semiconductor package having buss-less substrate
JPH02272737A (en) Projecting electrode structure of semiconductor and formation of projecting electrode
JP2005191408A (en) Coil conductor, method for manufacturing the same, and electronic component using the same
JP2003152014A (en) Semiconductor device and method for manufacturing the same
JP3765565B2 (en) Electronic circuit board
JP2005286057A (en) Circuit device and its manufacturing method
JP3664707B2 (en) Semiconductor device and manufacturing method thereof
US6731511B2 (en) Wiring board, method of manufacturing the same, electronic component, and electronic instrument
JP2000299339A (en) Semiconductor device and manufacture thereof
JPH09270330A (en) Electronic part
JPH10270630A (en) Substrate for semiconductor device and manufacture thereof
JP2003249743A (en) Wiring substrate and method of manufacturing the same, semiconductor device and electronic device
JPH07240434A (en) Bump electrode and its manufacture
JP2571960B2 (en) Double-sided flexible circuit board and manufacturing method thereof
JPH03268385A (en) Solder bump and manufacture thereof
JP3778778B2 (en) Semiconductor device
JP2004342989A (en) Electronic circuit board
EP1357588A1 (en) A substrate within a Ni/Au structure electroplated on electrical contact pads and method for fabricating the same
JP2661158B2 (en) Lead pattern formation method
JP2887370B2 (en) Method for manufacturing semiconductor device
JPS6270594A (en) Selective plating method
JPH06140560A (en) Lead frame and manufacture thereof

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20040513

A977 Report on retrieval

Effective date: 20050916

Free format text: JAPANESE INTERMEDIATE CODE: A971007

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20051011

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20051130

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20060110

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20060123

R150 Certificate of patent (=grant) or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090203

Year of fee payment: 3

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100203

Year of fee payment: 4

LAPS Cancellation because of no payment of annual fees