JP3652255B2 - Package for storing semiconductor elements - Google Patents

Package for storing semiconductor elements Download PDF

Info

Publication number
JP3652255B2
JP3652255B2 JP2001019158A JP2001019158A JP3652255B2 JP 3652255 B2 JP3652255 B2 JP 3652255B2 JP 2001019158 A JP2001019158 A JP 2001019158A JP 2001019158 A JP2001019158 A JP 2001019158A JP 3652255 B2 JP3652255 B2 JP 3652255B2
Authority
JP
Japan
Prior art keywords
frame body
mounting portion
semiconductor element
frame
screw mounting
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2001019158A
Other languages
Japanese (ja)
Other versions
JP2002222882A (en
Inventor
宗裕 上村
清孝 横井
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Kyocera Corp
Original Assignee
Kyocera Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Kyocera Corp filed Critical Kyocera Corp
Priority to JP2001019158A priority Critical patent/JP3652255B2/en
Publication of JP2002222882A publication Critical patent/JP2002222882A/en
Application granted granted Critical
Publication of JP3652255B2 publication Critical patent/JP3652255B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Landscapes

  • Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)

Description

【0001】
【発明の属する技術分野】
本発明は、半導体素子を収容し外部電気回路基板にネジ取付部を介してネジ止めされる半導体素子収納用パッケージに関する。
【0002】
【従来の技術】
従来の、外部電気回路基板(図示せず)にネジ取付部を介してネジ止めされる半導体素子収納用パッケージ(以下、半導体パッケージという)の例を図3,図4に斜視図で示す。
【0003】
図3に示すように、半導体パッケージは、一般に略四角形の基体11と基体11の上面に取着された枠体14とを具備して成る。基体11は、その上面に半導体素子17が載置される載置部11aと、対向する辺部にそれぞれ形成されたネジ取付部11bとを有し、鉄(Fe)−ニッケル(Ni)−コバルト(Co)合金や銅(Cu)−タングステン(W)合金等の金属材料から成る。枠体14は、1対の対向する側壁の内面と外面の一部を切り欠いて形成された取付部12a、および取付部12aの内外を導通するように形成されたメタライズ層12bから成り、内外を電気的に導通し接続する入出力部12を有し、他の1対の対向する側壁の外面にはメタライズ金属層13が形成されている。そして、枠体14は、基体11して取着され、アルミナ(Al23)セラミックスや窒化アルミニウム(AlN)セラミックス等のセラミックス等の絶縁材料から成る。
【0004】
この枠体14のメタライズ金属層13は、基体11の上面に枠体14の下面を銀ロウ等のロウ材で接合した際に、枠体14の下面からメタライズ金属層13にかけてロウ材のメニスカスを形成することにより接合を強固なものとするものであり、また外部からの電磁波をシールドする所謂電磁シールド層として機能する。
【0005】
なお、この半導体パッケージは、図4に示すように、枠体14の1対の対向する側壁の一部を内外を貫通するように切り欠くか、または貫通孔を形成して成る入出力部12の取付部12aを有するとともに、枠体14の内外を導通するメタライズ層12bが形成された、セラミックス等の絶縁体から成る入出力部12を取付部12aに嵌着接合した構成のものもある。この場合、枠体14はFe−Ni−Co合金やFe−Ni合金等の金属材料から成り、基体11の上面に載置部11aを囲繞するように取着される。
【0006】
また、メタライズ層12bは、取付部12aや入出力部12に枠体14の内外を導通するように設けられており、メタライズ層12bの枠体14外側の部位の表面に外部電気回路基板と電気的に接続される、Fe−Ni−Co合金やFe−Ni合金等の金属材料から成るリード端子16が銀ロウ等のロウ材で接合される。
【0007】
このような半導体パッケージにおいて、基体11上面の載置部11aに半導体素子17を樹脂接着剤,ロウ材等の接着剤を介して接着固定するとともに、半導体素子17の電極をボンディングワイヤ(図示せず)を介して、半導体パッケージ内部のメタライズ層12bに接続し、しかる後、枠体14上面に蓋体(図示せず)を金(Au)−錫(Sn)等の低融点ロウ材で接合することにより、製品としての半導体装置となる。
【0008】
このような半導体装置は、外部電気回路基板にネジ取付部11bを介してネジ止め固定され、外部電気回路基板から供給される駆動信号により半導体素子17を作動させ、大容量の情報を高速に伝送できる装置として機能する。
【0009】
【発明が解決しようとする課題】
しかしながら、上記従来の半導体パッケージにおいて、その小型化のためにネジ取付部11bと枠体14の外周面とは近接しており、基体11とメタライズ金属層13との間、または基体11と枠体14の下面との間に形成されるフィレット(メニスカス)が大きくなる場合、フィレットがネジ取付部11b周辺部にまで広がって延在した不要なロウ材溜まりと成る。すると、ネジがロウ材溜まりを介してネジ取付部11bに取り付けられることと成るため、基体11上面のネジ取付部11b周辺部をネジで強固に固定できない。即ち、半導体パッケージを外部電気回路基板にネジで強固に固定できないため、基体11下面が外部電気回路基板に完全に密着せず、半導体素子17の作動時に発する熱を効率良く外部電気回路基板に伝熱することができない。そのため、半導体素子17は作動性が損なわれたり、熱により破損したりする等の問題点があった。
【0010】
なお、上記問題点を解決する手段として、図3,図4においてネジ取付部11bと枠体14外周面との間隔を大きくすることも考えられるが、この場合、半導体パッケージが大型化することとなり、近時の小型化,軽量化の動向から外れることとなる。
【0011】
従って、本発明は上記問題点に鑑み完成されたもので、その目的は、ネジ取付部の周辺部でロウ材溜まりが発生するのを有効に防止することにより、半導体パッケージを外部電気回路基板に強固にネジで固定できるようにし、また半導体素子の発する熱を効率良く外部電気回路基板に伝え、半導体素子を長期にわたり正常かつ安定に作動させることにある。
【0012】
【課題を解決するための手段】
本発明の半導体素子収納用パッケージは、枠体の外周面のネジ取付部に近接した部位に、ネジ取付部の基体上面の中心部側の先端に対応するように、枠体の外周面の下側から枠体の下面にかけて基体と枠体の接合部からネジ取付部に向かうロウ材の広がりを防ぐ切欠部が形成されていることを特徴とするものである。
【0013】
本発明は、上記の構成により、ネジ取付部の周辺部にロウ材溜まりの発生を有効に防止でき、半導体パッケージの下面を外部電気回路基板の上面に完全に密着できる。そのため、半導体素子の発する熱を効率良く外部電気回路基板に伝えることができ、半導体素子を長期にわたり正常かつ安定に作動させ得る。
【0014】
【発明の実施の形態】
本発明の半導体パッケージについて以下に詳細に説明する。図1,図2は本発明の半導体パッケージを示し、図1は、枠体が絶縁材料である場合の実施の形態の一例を示す斜視図、図2は、枠体とネジ取付部との周辺部の要部拡大斜視図である。
【0015】
これらの図において、1は基体、4は枠体、7は半導体素子である。これら基体1,枠体4とで半導体素子7を収容するための容器が構成される。
【0016】
基体1は略四角形の金属板から成り、Fe−Ni−Co合金やCu−W合金等の金属材料から成り、上面の略中央部に半導体素子7を載置固定するための載置部1aを有するとともに、基体1の対向する辺部に貫通孔または上下面を貫通する切欠部から成るネジ取付部1bがそれぞれ設けられ、ネジ取付部1bにネジを通して外部電気回路基板にネジ止めされる。
【0017】
この基体1は半導体素子7の作動時に発する熱を効率良く外部電気回路基板に伝熱する、所謂放熱板として機能するとともに、半導体素子7を支持する支持部材として、さらには外部電気回路基板に固定される固定基板として機能する。
【0018】
そして、基体1は、そのインゴットに圧延加工や打ち抜き加工等の従来周知の金属加工法を施すことによって、所定の形状に製作される。また、基体1の表面には、耐蝕性に優れかつロウ材との濡れ性に優れる金属、具体的には厚さ0.5〜9μmのNi層と、厚さ0.5〜5μmのAu層とを順次メッキ法により被着させておくと、基体1が酸化腐食するのを有効に防止できるとともに、基体1上面に半導体素子7を強固に接着固定できる。従って、基体1の表面には、0.5〜9μmのNi層や0.5〜5μmのAu層等の金属層をメッキ法により被着させておくことが好ましい。
【0019】
また、基体1は、その上面に半導体素子7が載置される載置部1aを囲繞するように、枠体4が銀ロウ等のロウ材で接合されており、枠体4の内側に半導体素子7を収容するための空所が形成される。枠体4の1対の対向する側部に内外を電気的に導通する入出力部2が設けられる。
【0020】
枠体4は平面視形状が略四角形の枠状であり、枠体4がセラミックス等の絶縁材料から成る場合、1対の対向する側部の内面および外面の一部を切り欠いて形成された取付部2a、および取付部2aの内外面を導通するように形成されたメタライズ層2bから成る入出力部2を有する。また、枠体4の他の1対の対向する側部の外面にはメタライズ金属層3が形成され、枠体4の外周面のネジ取付部1bに最も近接した部位に枠体4の外周面の下側から枠体4の下面にかけて切欠部5が形成されている。また、ネジ取付部1bは枠体4の外周面よりも外側に突出している。ネジ取付部1bと枠体4の外周面との間隔は、半導体パッケージの小型化のために数mm程度以下と小さなものである。
【0021】
一方、枠体4がFe−Ni−Co合金やFe−Ni合金等の金属材料から成る場合、1対の対向する側部の内外を貫通するように切り欠くか、または貫通孔を形成することにより設けられた入出力部の取付部を有する。この取付部に内外を導通するメタライズ層が形成された、セラミックス等の絶縁材料から成る入出力部を嵌着接合する。
【0022】
枠体4が絶縁材料から成る場合、Al23セラミックスやAlNセラミックス等から成り、以下のようにして作製される。まず、セラミックスの原料粉末に適当な有機バインダや溶剤等を添加混合しペースト状と成す。このペーストをドクターブレード法やカレンダーロール法によってセラミックグリーンシートと成す。しかる後、セラミックグリーンシートに適当な打ち抜き加工を施し、これを複数枚積層し、約1600℃の高温で焼成することによって作製される。
【0023】
また、メタライズ層2bは、半導体素子7と外部電気回路基板との電気的接続を行うものであり、その表面に、ボンディングワイヤやリード端子6との接合を容易かつ強固なものとするために、0.5〜9μmのNi層と0.5〜5μmのAu層が順次メッキ法により被着されている。そのため、半導体素子7はボンディングワイヤを介して、さらに外部電気回路基板にリード端子6を介して接続され、駆動信号の伝達が良好なものとなる。
【0024】
また、メタライズ金属層3は、基体1の上面に枠体4を銀ロウ等のロウ材で接合した際に、それらの接合部位、即ち枠体4の下面と枠体4の外周面のメタライズ金属層3にロウ材のメニスカスを形成することにより、接合を強固なものとするものである。また、半導体パッケージの外部からの電磁波をシールドする所謂電磁シールド層として機能する。
【0025】
これらメタライズ層2b,メタライズ金属層3は、タングステン(W)やモリブデン(Mo)、マンガン(Mn)等で形成されており、例えば、W等の粉末に有機溶剤、溶媒を添加混合して得た金属ペーストを、枠体4用のセラミックグリーンシートに、予め従来周知のスクリーン印刷法により所定パターンに印刷塗布しておくことによって枠体4に形成される。
【0026】
また、本発明の切欠部5は、メタライズ金属層3と基体1上面により形成されるフィレットが、ロウ材過多等により非常に大きくなり不要なロウ材溜まりと成るのを有効に防止でき、その結果半導体パッケージの下面を外部電気回路基板の上面に完全に密着させ得る。そのため、半導体素子7の発する熱を効率良く外部電気回路基板に伝えることができ、半導体素子7を長期にわたり正常かつ安定に作動させ得る。
【0027】
この切欠部5は、枠体4の外周面のネジ取付部1bに最も近接した部位に、枠体4の外周面の下側から枠体4の下面にかけて形成される。また、切欠部5は、その中心がネジ取付部1bの基体1上面の中心部側の先端に対応するように形成されているのが好ましく、また1つの切欠部5の幅は、ネジ取付部1bの最大幅の1/5〜(ネジ頭(略円板状の頭部)の直径の2.5倍)であることが好ましい。
【0028】
1つの切欠部5の幅が、ネジ取付部1bの最大幅の1/5未満の場合、ロウ材過多の際にロウ材溜まりが発生し易くなる。一方、この幅がネジ頭の直径の2.5倍を超える場合、基体1と枠体4との接合を強固なものとするフィレットが小さくなり、それらの接合強度が低下し易くなる。
【0029】
また、切欠部5の基体1上面からの高さは0.15mm以上であることが好ましく、0.15mm未満の場合、切欠部5の上方のメタライズ金属層3と基体1上面とでロウ材によるブリッジが発生し易くなり、このブリッジがロウ材溜まりとなり、ネジ止めした際の問題点を誘発させることとなる。
【0030】
また、切欠部5の枠体4厚さ方向の長さ、所謂奥行きは、0.1〜1.5mmが好ましく、0.1mm未満の場合、ロウ材過多の際にロウ材溜まりが発生し易くなる。一方、1.5mmを超える場合、基体1と枠体4との接合面積が小さくなることにより接合が損なわれ、半導体素子7を半導体パッケージ内部に気密に収容できない傾向にある。従って、切欠部5の枠体4厚さ方向の長さは、0.1〜1.5mmが好ましい。
【0031】
また、切欠部5の断面形状は、多角形,円形,楕円形等種々の形状であっても良く、多角形の場合は角部にR(円弧状の凹形曲面)があっても良い。
【0032】
なお、この切欠部5は、ネジ取付部1bの周辺部にロウ材溜まりの発生を有効に防止することにより、結果として半導体パッケージの下面を外部電気回路基板の上面に完全に密着させ、伝熱効果を向上させる機能を有する。そのうえ、基体1と枠体4との接合後における熱膨張係数差による残留熱応力により、枠体4に比較して弾性率の低い基体1が反り変形を起こし、基体1下面を外部電気回路基板に完全に密着させて固定するのが困難になるのを有効に防止する機能も有する。
【0033】
即ち、切欠部5は基体1と枠体4との接合時における熱応力を緩和する機能も有しており、それらの接合後における基体1の反り変形を有効に防止するという優れた効果も奏する。
【0034】
また、半導体パッケージを外部電気回路基板に完全に密着して固定させるために、ネジをトルクをかけて強固に固定した場合、基体1の下面、特に載置部1a直下が大きく反り変形を起こし易い。その結果、半導体素子7と載置部1aとの固定が損なわれたり、枠体4にクラック等の破損が発生する等の問題が発生し、半導体素子7の気密性や作動性が損なわれることとなる。このような問題を解決する手段としても、切欠部5は有効に機能する。
【0035】
このように、切欠部5を設けることにより、ロウ材溜まりの発生を防止し、半導体パッケージと外部電気回路基板との密着を完全なものとし、また半導体パッケージが大型化するのを回避できる。さらに、基体1と枠体4との接合後における残留熱応力の発生を防止し、半導体パッケージの外部電気回路基板への固定を良好なものとできる。
【0036】
本発明において、枠体4の上面には、蓋体(図示せず)がAu−Sn等の低融点ロウ材で接合され、半導体素子7の酸化等による作動性の劣化を有効に防止し、半導体素子7を気密に封止する。
【0037】
本発明の半導体パッケージは、金属材料から成りネジ取付部1bを有する基体1の上面に、半導体素子7の載置部1aを囲繞するように、1対の対向する側部の内外を電気的に導通する入出力部2を有する枠体4をロウ材で取着して成り、ネジ取付部1bは枠体4の外周面よりも外側に突出しており、枠体4の外周面のネジ取付部1bに最も近接した部位に枠体4の外周面の下側から枠体4の下面にかけて切欠部5が形成されていることを特徴としている。
【0038】
このような半導体パッケージに、半導体素子7を樹脂接着剤,ロウ材等の接着剤を介して接着固定するとともに、半導体素子7の電極をボンディングワイヤを介して、半導体パッケージ内部のメタライズ層2bに接続し、しかる後、枠体4の上面に蓋体をAu−Sn等の低融点ロウ材で接合することにより、製品としての半導体装置となる。
【0039】
かくして、本発明は、ネジ取付部1b周辺部にロウ材溜まりが発生するのを有効に防止できるため、外部電気回路基板と半導体パッケージとの密着固定を良好なものとし、半導体素子7を長期にわたり正常かつ安定に作動させ得る。
【0040】
なお、本発明は、上記実施の形態に限定されず、本発明の要旨を逸脱しない範囲内において種々の変更を行うことは何等支障無い。
【0041】
例えば、切欠部5が上記実施の形態の形状であれば、その内面にメタライズ金属層3を形成してもよく、その場合でもロウ材溜まりは有効に防止できる。また、この場合、上記実施の形態の場合に比し、外部からの電磁波をよりシールドできる。さらに、切欠部5は枠体4の外周面に枠体4の上下面を貫通するように形成されてもよい。その場合、切欠部5の内面にメタライズ金属層3を形成すれば、ロウ材は面積の大きな切欠部5の内面で濡れるため、ロウ材は切欠部5で枠体4の外側に漏れにくくなり、枠体4の外側におけるロウ材溜まりの形成がさらに有効に防止できる。
【0042】
また、半導体素子7は、LD(半導体レーザ),PD(フォトダイオード)等の光信号により作動する光半導体素子であっても良く、この場合、光半導体素子を収納する容器は、光ファイバや光アイソレータ等の光学部品を実装するための光半導体パッケージとなる。
【0043】
【発明の効果】
本発明は、基体のネジ取付部は枠体の外周面よりも外側に突出しており、枠体の外周面のネジ取付部に最も近接した部位に、枠体の外周面の下側から枠体の下面にかけて基体と枠体の接合部からネジ取付部に向かうロウ材の広がりを防ぐ切欠部が形成されていることにより、ネジ取付部周辺のロウ材溜まりの発生を防止し、その結果半導体パッケージと外部電気回路基板との密着を完全なものとできる。また、半導体パッケージが大型化するのを回避できるとともに、基体と枠体との接合後における残留熱応力の発生を防止し、半導体パッケージの外部電気回路基板への固定を良好なものとできる。
【図面の簡単な説明】
【図1】本発明の半導体パッケージについて実施の形態の一例を示す斜視図である。
【図2】図1の枠体とネジ取付部の周辺部の要部拡大斜視図である。
【図3】従来の半導体パッケージの斜視図である。
【図4】従来の半導体パッケージの斜視図である。
【符号の説明】
1:基体
1a:載置部
1b:ネジ取付部
2:入出力部
4:枠体
5:切欠部
7:半導体素子
[0001]
BACKGROUND OF THE INVENTION
The present invention relates to a package for housing a semiconductor element that houses a semiconductor element and is screwed to an external electric circuit board via a screw mounting portion.
[0002]
[Prior art]
An example of a conventional package for housing a semiconductor element (hereinafter referred to as a semiconductor package) screwed to an external electric circuit board (not shown) via a screw mounting portion is shown in perspective views in FIGS.
[0003]
As shown in FIG. 3, the semiconductor package generally includes a substantially rectangular base body 11 and a frame body 14 attached to the upper surface of the base body 11. The base body 11 has a mounting portion 11a on which the semiconductor element 17 is mounted and a screw mounting portion 11b formed on each of opposite sides, and iron (Fe) -nickel (Ni) -cobalt. It consists of metal materials, such as (Co) alloy and copper (Cu) -tungsten (W) alloy. The frame body 14 is composed of a pair of opposing side walls and a mounting portion 12a formed by cutting out part of the outer surface, and a metallized layer 12b formed so as to be electrically connected to the inside and outside of the mounting portion 12a. The metallized metal layer 13 is formed on the outer surface of the other pair of opposing side walls. The frame 14 is attached as the base 11 and is made of an insulating material such as ceramics such as alumina (Al 2 O 3 ) ceramics or aluminum nitride (AlN) ceramics.
[0004]
The metallized metal layer 13 of the frame body 14 has a brazing material meniscus from the lower surface of the frame body 14 to the metallized metal layer 13 when the lower surface of the frame body 14 is joined to the upper surface of the base 11 with a brazing material such as silver brazing. By forming it, the bonding is strengthened, and it functions as a so-called electromagnetic shield layer that shields electromagnetic waves from the outside.
[0005]
In this semiconductor package, as shown in FIG. 4, the input / output unit 12 is formed by cutting out a part of a pair of opposing side walls of the frame body 14 so as to penetrate the inside or outside, or forming a through hole. There is also a configuration in which an input / output part 12 made of an insulator such as ceramics, in which a metallized layer 12b that conducts the inside and outside of the frame body 14 is formed, is fitted and joined to the attachment part 12a. In this case, the frame 14 is made of a metal material such as an Fe—Ni—Co alloy or an Fe—Ni alloy, and is attached to the upper surface of the base 11 so as to surround the mounting portion 11a.
[0006]
Further, the metallized layer 12b is provided so as to conduct the inside and outside of the frame body 14 to the mounting portion 12a and the input / output unit 12, and an external electric circuit board and an electric circuit are formed on the surface of the metallized layer 12b outside the frame body 14. The lead terminals 16 made of a metal material such as Fe—Ni—Co alloy or Fe—Ni alloy are joined together by a brazing material such as silver brazing.
[0007]
In such a semiconductor package, the semiconductor element 17 is bonded and fixed to the mounting portion 11a on the upper surface of the base 11 via an adhesive such as a resin adhesive or a brazing material, and the electrode of the semiconductor element 17 is bonded to a bonding wire (not shown). ), And then a lid (not shown) is joined to the upper surface of the frame 14 with a low melting point brazing material such as gold (Au) -tin (Sn). Thus, a semiconductor device as a product is obtained.
[0008]
Such a semiconductor device is screwed and fixed to an external electric circuit board via a screw mounting portion 11b, and operates a semiconductor element 17 by a drive signal supplied from the external electric circuit board to transmit a large amount of information at high speed. Functions as a device that can.
[0009]
[Problems to be solved by the invention]
However, in the above-described conventional semiconductor package, the screw mounting portion 11b and the outer peripheral surface of the frame body 14 are close to each other for miniaturization, and the base body 11 and the metallized metal layer 13 or between the base body 11 and the frame body. When the fillet (meniscus) formed between the lower surface of 14 becomes large, the fillet becomes an unnecessary brazing material reservoir that extends to the periphery of the screw mounting portion 11b. Then, since the screw is attached to the screw attachment portion 11b via the brazing material reservoir, the periphery of the screw attachment portion 11b on the upper surface of the base 11 cannot be firmly fixed with the screw. That is, since the semiconductor package cannot be firmly fixed to the external electric circuit board with screws, the lower surface of the base 11 is not completely adhered to the external electric circuit board, and the heat generated during the operation of the semiconductor element 17 is efficiently transmitted to the external electric circuit board. I can't heat it. Therefore, the semiconductor element 17 has problems such as loss of operability and damage due to heat.
[0010]
As a means for solving the above problem, it is conceivable to increase the distance between the screw mounting portion 11b and the outer peripheral surface of the frame body 14 in FIGS. 3 and 4, but in this case, the semiconductor package becomes large. This will deviate from the recent trend of miniaturization and weight reduction.
[0011]
Accordingly, the present invention has been completed in view of the above problems, and an object of the present invention is to effectively prevent the occurrence of brazing material accumulation in the peripheral portion of the screw mounting portion, so that the semiconductor package can be mounted on the external electric circuit board. The object is to enable the semiconductor element to operate normally and stably over a long period of time by allowing the semiconductor element to be firmly fixed with screws, and efficiently transferring heat generated by the semiconductor element to the external electric circuit board.
[0012]
[Means for Solving the Problems]
The package for housing a semiconductor element of the present invention is provided below the outer peripheral surface of the frame body so as to correspond to the tip of the screw mounting portion near the screw mounting portion on the outer peripheral surface of the frame body. A notch is formed from the side to the lower surface of the frame to prevent the brazing material from spreading from the joint between the base and the frame toward the screw mounting portion.
[0013]
According to the present invention, the above configuration can effectively prevent the brazing material accumulation in the peripheral portion of the screw mounting portion, and can completely adhere the lower surface of the semiconductor package to the upper surface of the external electric circuit board. Therefore, the heat generated by the semiconductor element can be efficiently transmitted to the external electric circuit board, and the semiconductor element can be operated normally and stably over a long period of time.
[0014]
DETAILED DESCRIPTION OF THE INVENTION
The semiconductor package of the present invention will be described in detail below. 1 and 2 show a semiconductor package of the present invention, FIG. 1 is a perspective view showing an example of an embodiment in which the frame body is made of an insulating material, and FIG. 2 shows the periphery of the frame body and the screw mounting portion. It is a principal part expansion perspective view of a part.
[0015]
In these figures, 1 is a base, 4 is a frame, and 7 is a semiconductor element. The base body 1 and the frame body 4 constitute a container for housing the semiconductor element 7.
[0016]
The base body 1 is made of a substantially rectangular metal plate, made of a metal material such as an Fe—Ni—Co alloy or Cu—W alloy, and a mounting portion 1 a for mounting and fixing the semiconductor element 7 on a substantially central portion of the upper surface. In addition, screw attachment portions 1b each having a through hole or a notch penetrating the upper and lower surfaces are provided in opposing side portions of the base 1, and are screwed to the external electric circuit board through the screw attachment portion 1b.
[0017]
The base body 1 functions as a so-called heat radiating plate that efficiently transfers heat generated during operation of the semiconductor element 7 to the external electric circuit board, and is fixed to the external electric circuit board as a support member for supporting the semiconductor element 7. Functions as a fixed substrate.
[0018]
And the base | substrate 1 is manufactured in a defined shape by giving conventionally well-known metal processing methods, such as rolling and punching, to the ingot. Further, on the surface of the substrate 1, a metal having excellent corrosion resistance and wettability with the brazing material, specifically, a Ni layer having a thickness of 0.5 to 9 μm and an Au layer having a thickness of 0.5 to 5 μm Are successively deposited by a plating method, so that the base 1 can be effectively prevented from being oxidized and corroded, and the semiconductor element 7 can be firmly bonded and fixed to the upper surface of the base 1. Therefore, it is preferable to deposit a metal layer such as a 0.5 to 9 μm Ni layer or a 0.5 to 5 μm Au layer on the surface of the substrate 1 by a plating method.
[0019]
Further, the base body 1 has a frame body 4 joined with a brazing material such as silver solder so as to surround a mounting portion 1 a on which the semiconductor element 7 is mounted on the upper surface thereof, and a semiconductor is formed inside the frame body 4. A space for accommodating the element 7 is formed. An input / output unit 2 that is electrically connected inside and outside is provided on a pair of opposing side portions of the frame body 4.
[0020]
The frame body 4 has a substantially quadrangular frame shape in plan view, and when the frame body 4 is made of an insulating material such as ceramics, the frame body 4 is formed by cutting out a part of the inner surface and the outer surface of a pair of opposing side portions. It has the input / output part 2 which consists of the metallization layer 2b formed so that the attachment part 2a and the inner and outer surfaces of the attachment part 2a may be conducted. Further, a metallized metal layer 3 is formed on the outer surfaces of the other pair of opposing side portions of the frame body 4, and the outer peripheral surface of the frame body 4 is located at a position closest to the screw mounting portion 1 b on the outer peripheral surface of the frame body 4. A notch 5 is formed from the lower side to the lower surface of the frame 4. Further, the screw mounting portion 1 b protrudes outward from the outer peripheral surface of the frame body 4. The distance between the screw mounting portion 1b and the outer peripheral surface of the frame body 4 is as small as about several mm or less in order to reduce the size of the semiconductor package.
[0021]
On the other hand, when the frame 4 is made of a metal material such as an Fe—Ni—Co alloy or an Fe—Ni alloy, the frame body 4 is cut out so as to penetrate the inside or outside of a pair of opposing side portions, or a through hole is formed. The mounting part of the input-output part provided by is provided. An input / output portion made of an insulating material such as ceramics, in which a metallized layer that conducts inside and outside is formed on the mounting portion, is fitted and joined.
[0022]
When the frame 4 is made of an insulating material, it is made of Al 2 O 3 ceramics, AlN ceramics or the like, and is manufactured as follows. First, a suitable organic binder, solvent, or the like is added to and mixed with the ceramic raw material powder to form a paste. This paste is formed into a ceramic green sheet by a doctor blade method or a calendar roll method. Thereafter, an appropriate punching process is performed on the ceramic green sheet, and a plurality of these are laminated and fired at a high temperature of about 1600 ° C.
[0023]
Further, the metallized layer 2b is used to electrically connect the semiconductor element 7 and the external electric circuit board, and in order to make the bonding wire and the lead terminal 6 easily and firmly bonded to the surface thereof, A Ni layer of 0.5 to 9 μm and an Au layer of 0.5 to 5 μm are sequentially deposited by a plating method. Therefore, the semiconductor element 7 is connected to the external electric circuit board via the lead terminal 6 via the bonding wire, and the transmission of the drive signal becomes good.
[0024]
Further, the metallized metal layer 3 is formed when the frame 4 is bonded to the upper surface of the base body 1 with a brazing material such as silver brazing, that is, the metallized metal at the bonding portion thereof, that is, the lower surface of the frame 4 and the outer peripheral surface of the frame 4. By forming a braided meniscus on the layer 3, the bonding is strengthened. Also, it functions as a so-called electromagnetic shield layer that shields electromagnetic waves from the outside of the semiconductor package.
[0025]
The metallized layer 2b and the metallized metal layer 3 are made of tungsten (W), molybdenum (Mo), manganese (Mn), or the like. For example, the metallized layer 2b and the metallized metal layer 3 are obtained by adding an organic solvent and a solvent to a powder such as W. The metal paste is formed on the frame 4 by printing and applying in a predetermined pattern to the ceramic green sheet for the frame 4 in advance by a well-known screen printing method.
[0026]
Further, the notch 5 of the present invention can effectively prevent the fillet formed by the metallized metal layer 3 and the upper surface of the base 1 from becoming very large due to excessive brazing material and the like, and becoming an unnecessary brazing material reservoir. The lower surface of the semiconductor package can be completely adhered to the upper surface of the external electric circuit board. Therefore, the heat generated by the semiconductor element 7 can be efficiently transmitted to the external electric circuit board, and the semiconductor element 7 can be operated normally and stably over a long period of time.
[0027]
This notch 5 is formed from the lower side of the outer peripheral surface of the frame body 4 to the lower surface of the frame body 4 at a portion closest to the screw mounting portion 1 b on the outer peripheral surface of the frame body 4. The notch 5 is preferably formed so that the center thereof corresponds to the tip of the upper surface of the base 1 of the screw mounting portion 1b, and the width of one notch 5 is the screw mounting portion. It is preferably 1/5 of the maximum width of 1b (2.5 times the diameter of the screw head (substantially disk-shaped head)).
[0028]
When the width of one notch portion 5 is less than 5 of the maximum width of the screw mounting portion 1b, brazing material pool is likely to occur when the brazing material is excessive. On the other hand, when this width exceeds 2.5 times the diameter of the screw head, the fillet that strengthens the bonding between the base 1 and the frame body 4 becomes small, and the bonding strength thereof tends to decrease.
[0029]
Further, the height of the notch 5 from the upper surface of the base 1 is preferably 0.15 mm or more. When the height is less than 0.15 mm, the metallized metal layer 3 above the notch 5 and the upper surface of the base 1 are made of brazing material. A bridge is likely to be generated, and this bridge becomes a brazing material pool, which causes a problem when screwed.
[0030]
Further, the length of the notch 5 in the thickness direction of the frame body 4, that is, the so-called depth is preferably 0.1 to 1.5 mm, and if it is less than 0.1 mm, the brazing material pool is likely to occur when the brazing material is excessive. Become. On the other hand, when the thickness exceeds 1.5 mm, the bonding area between the base body 1 and the frame body 4 is reduced, so that the bonding is impaired, and the semiconductor element 7 tends to be unable to be hermetically accommodated inside the semiconductor package. Therefore, the length of the cutout 5 in the thickness direction of the frame 4 is preferably 0.1 to 1.5 mm.
[0031]
The cross-sectional shape of the notch 5 may be various shapes such as a polygon, a circle, and an ellipse. In the case of a polygon, the corner may have R (arc-shaped concave curved surface).
[0032]
The notch 5 effectively prevents the occurrence of brazing material accumulation in the peripheral portion of the screw mounting portion 1b, and as a result, the lower surface of the semiconductor package is completely adhered to the upper surface of the external electric circuit board, thereby It has a function to improve the effect. In addition, due to the residual thermal stress due to the difference in thermal expansion coefficient after joining the base body 1 and the frame body 4, the base body 1 having a lower elastic modulus than that of the frame body 4 is warped and deformed, and the lower surface of the base body 1 is set to the external electric circuit board. It also has a function of effectively preventing it from being difficult to be completely adhered and fixed.
[0033]
That is, the notch portion 5 also has a function of relieving thermal stress at the time of joining the base body 1 and the frame body 4, and has an excellent effect of effectively preventing warpage deformation of the base body 1 after the joining. .
[0034]
In addition, in order to fix the semiconductor package to the external electric circuit board completely in close contact with each other, when the screw is tightened and firmly fixed, the lower surface of the base body 1, particularly directly under the mounting portion 1a, is likely to be warped and deformed easily. . As a result, problems such as the fixing of the semiconductor element 7 and the mounting portion 1a being impaired and the occurrence of breakage such as cracks in the frame 4 occur, and the airtightness and operability of the semiconductor element 7 are impaired. It becomes. The notch 5 functions effectively as a means for solving such a problem.
[0035]
Thus, by providing the notch 5, it is possible to prevent the occurrence of brazing material accumulation, complete adhesion between the semiconductor package and the external electric circuit board, and avoid an increase in size of the semiconductor package. Further, it is possible to prevent the occurrence of residual thermal stress after the base body 1 and the frame body 4 are joined, and to secure the semiconductor package to the external electric circuit board.
[0036]
In the present invention, a lid (not shown) is joined to the upper surface of the frame 4 with a low melting point brazing material such as Au-Sn, effectively preventing deterioration of operability due to oxidation of the semiconductor element 7, The semiconductor element 7 is hermetically sealed.
[0037]
In the semiconductor package of the present invention, the inside and outside of a pair of opposing side portions are electrically connected to the upper surface of the base 1 made of a metal material and having the screw mounting portion 1b so as to surround the mounting portion 1a of the semiconductor element 7. A frame 4 having an input / output unit 2 that is electrically connected is attached with a brazing material, and the screw mounting portion 1b protrudes outward from the outer peripheral surface of the frame body 4, and the screw mounting portion on the outer peripheral surface of the frame body 4 A feature is that a notch 5 is formed from the lower side of the outer peripheral surface of the frame body 4 to the lower surface of the frame body 4 at a portion closest to 1b.
[0038]
The semiconductor element 7 is bonded and fixed to such a semiconductor package via an adhesive such as a resin adhesive or brazing material, and the electrode of the semiconductor element 7 is connected to the metallized layer 2b inside the semiconductor package via a bonding wire. Thereafter, a lid is bonded to the upper surface of the frame 4 with a low melting point brazing material such as Au—Sn, whereby a semiconductor device as a product is obtained.
[0039]
Thus, according to the present invention, it is possible to effectively prevent the brazing material pool around the screw mounting portion 1b, so that the external electric circuit board and the semiconductor package can be well fixed and the semiconductor element 7 can be kept for a long time. It can operate normally and stably.
[0040]
In addition, this invention is not limited to the said embodiment, It does not have any trouble in making a various change within the range which does not deviate from the summary of this invention.
[0041]
For example, if the notch 5 has the shape of the above embodiment, the metallized metal layer 3 may be formed on the inner surface, and even in that case, brazing material accumulation can be effectively prevented. Further, in this case, electromagnetic waves from the outside can be shielded more than in the case of the above embodiment. Further, the notch 5 may be formed on the outer peripheral surface of the frame 4 so as to penetrate the upper and lower surfaces of the frame 4. In that case, if the metallized metal layer 3 is formed on the inner surface of the notch part 5, the brazing material is wetted on the inner surface of the notch part 5 having a large area, so that the brazing material is less likely to leak to the outside of the frame 4 at the notch part 5, Formation of the brazing material pool outside the frame body 4 can be further effectively prevented.
[0042]
Further, the semiconductor element 7 may be an optical semiconductor element that operates by an optical signal, such as an LD (semiconductor laser), a PD (photodiode), etc. In this case, the container for storing the optical semiconductor element is an optical fiber or optical fiber. An optical semiconductor package for mounting an optical component such as an isolator is obtained.
[0043]
【The invention's effect】
In the present invention, the screw mounting portion of the base body protrudes outward from the outer peripheral surface of the frame body, and the frame body from the lower side of the outer peripheral surface of the frame body to the portion closest to the screw mounting portion of the outer peripheral surface of the frame body A notch is formed to prevent the brazing material from spreading from the joint between the base and the frame to the screw mounting portion over the lower surface of the substrate, thereby preventing the occurrence of brazing material pool around the screw mounting portion. As a result, the semiconductor package And the external electric circuit board can be completely adhered. In addition, it is possible to avoid an increase in the size of the semiconductor package, to prevent generation of residual thermal stress after joining the base body and the frame, and to improve the fixing of the semiconductor package to the external electric circuit board.
[Brief description of the drawings]
FIG. 1 is a perspective view showing an example of an embodiment of a semiconductor package of the present invention.
2 is an enlarged perspective view of a main part of a peripheral part of a frame body and a screw attachment part of FIG. 1;
FIG. 3 is a perspective view of a conventional semiconductor package.
FIG. 4 is a perspective view of a conventional semiconductor package.
[Explanation of symbols]
1: Base 1a: Placement part 1b: Screw mounting part 2: Input / output part 4: Frame body 5: Notch part 7: Semiconductor element

Claims (2)

略四角形の金属板から成り、上面に半導体素子が載置される載置部を有するとともに対向する辺部に貫通孔または上下面を貫通する切欠から成るネジ取付部が設けられた基体と、該基体の上面に前記載置部を囲繞するようにロウ付けされた、側部に内外を電気的に導通する入出力部を有する枠体とを具備した半導体素子収納用パッケージにおいて、前記ネジ取付部は前記枠体の外周面よりも外側に突出しており、前記枠体の外周面の前記ネジ取付部に近接した部位に、前記ネジ取付部の前記基体上面の中心部側の先端に対応するように、前記枠体の外周面の下側から前記枠体の下面にかけて前記基体と前記枠体の接合部から前記ネジ取付部に向かうロウ材の広がりを防ぐ切欠部が形成されていることを特徴とする半導体素子収納用パッケージ。A base body made of a substantially rectangular metal plate, having a mounting portion on which the semiconductor element is mounted on the upper surface, and provided with a screw mounting portion made of a through hole or a notch penetrating the upper and lower surfaces on the opposite side portion; In the package for housing a semiconductor element, comprising: a frame body having an input / output part electrically connected to the inside and outside of the side part, which is brazed to surround the mounting part on the upper surface of the substrate; Protrudes outward from the outer peripheral surface of the frame body, and corresponds to a tip of the outer peripheral surface of the frame body in the vicinity of the screw mounting portion on the center side of the upper surface of the base body of the screw mounting portion. Further, a notch portion is formed from the lower side of the outer peripheral surface of the frame body to the lower surface of the frame body to prevent the brazing material from spreading from the joint portion of the base body and the frame body to the screw mounting portion. Package for semiconductor element storage 前記枠体がセラミックスからなり、前記切欠部の内面にメタライズ金属層が形成されていることを特徴とする請求項1記載の半導体素子収納用パッケージ。2. The package for housing a semiconductor element according to claim 1, wherein the frame is made of ceramics, and a metallized metal layer is formed on an inner surface of the notch.
JP2001019158A 2001-01-26 2001-01-26 Package for storing semiconductor elements Expired - Fee Related JP3652255B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2001019158A JP3652255B2 (en) 2001-01-26 2001-01-26 Package for storing semiconductor elements

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2001019158A JP3652255B2 (en) 2001-01-26 2001-01-26 Package for storing semiconductor elements

Publications (2)

Publication Number Publication Date
JP2002222882A JP2002222882A (en) 2002-08-09
JP3652255B2 true JP3652255B2 (en) 2005-05-25

Family

ID=18885088

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2001019158A Expired - Fee Related JP3652255B2 (en) 2001-01-26 2001-01-26 Package for storing semiconductor elements

Country Status (1)

Country Link
JP (1) JP3652255B2 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5725886B2 (en) * 2011-01-28 2015-05-27 京セラ株式会社 Device storage package and mounting structure

Also Published As

Publication number Publication date
JP2002222882A (en) 2002-08-09

Similar Documents

Publication Publication Date Title
JP5669494B2 (en) Package for element storage and electronic device provided with the same
JP3652255B2 (en) Package for storing semiconductor elements
JP3810276B2 (en) Optical semiconductor element storage package
JP3652257B2 (en) Package for storing semiconductor elements
JP6034054B2 (en) Electronic component storage package and electronic device
JP2002184888A (en) Input/output terminal and semiconductor element housing package
JP3784346B2 (en) I / O terminal and semiconductor element storage package and semiconductor device
JP4373831B2 (en) Electronic component storage package and electronic device
JP2883235B2 (en) Package for storing semiconductor elements
JP3987649B2 (en) Package for storing semiconductor elements
JP3615697B2 (en) Package for storing semiconductor elements
JP3709084B2 (en) Optical semiconductor element storage package
JP3702200B2 (en) Optical semiconductor element storage package and optical semiconductor device
JP3827623B2 (en) Semiconductor element storage package and semiconductor device
JP2002314186A (en) Package for storing optical semiconductor element and optical semiconductor device
JP2003133449A (en) Seal ring having brazing material and manufacturing method of package for accommodating electronic component using the seal ring
JP3740355B2 (en) Optical semiconductor element storage package
JP2012009172A (en) Coaxial connector, element housing package, and semiconductor device
JP3762261B2 (en) Optical semiconductor element storage package and optical semiconductor device
JP3696817B2 (en) Optical semiconductor element storage package and optical semiconductor device
JP3850344B2 (en) I / O terminal and semiconductor element storage package and semiconductor device
JP2003046180A (en) Input-output terminal, package for housing optical semiconductor element, and optical semiconductor device
JP2006128267A (en) I/o terminal, package for storing electronic component using same, and electronic device
JP4295641B2 (en) Manufacturing method of electronic component storage package
JP3709082B2 (en) Optical semiconductor element storage package

Legal Events

Date Code Title Description
A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20041020

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20041109

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20050111

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20050208

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20050222

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090304

Year of fee payment: 4

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090304

Year of fee payment: 4

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100304

Year of fee payment: 5

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110304

Year of fee payment: 6

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110304

Year of fee payment: 6

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120304

Year of fee payment: 7

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120304

Year of fee payment: 7

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130304

Year of fee payment: 8

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130304

Year of fee payment: 8

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20140304

Year of fee payment: 9

LAPS Cancellation because of no payment of annual fees