JP3615010B2 - 論理回路 - Google Patents
論理回路 Download PDFInfo
- Publication number
- JP3615010B2 JP3615010B2 JP03385397A JP3385397A JP3615010B2 JP 3615010 B2 JP3615010 B2 JP 3615010B2 JP 03385397 A JP03385397 A JP 03385397A JP 3385397 A JP3385397 A JP 3385397A JP 3615010 B2 JP3615010 B2 JP 3615010B2
- Authority
- JP
- Japan
- Prior art keywords
- transistor
- turned
- level
- input
- output signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
- H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
- H03K19/094—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors
- H03K19/0944—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors using MOSFET or insulated gate field-effect transistors, i.e. IGFET
- H03K19/0948—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors using MOSFET or insulated gate field-effect transistors, i.e. IGFET using CMOS or complementary insulated gate field-effect transistors
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
- Logic Circuits (AREA)
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP03385397A JP3615010B2 (ja) | 1997-02-18 | 1997-02-18 | 論理回路 |
| US08/926,450 US6011411A (en) | 1997-02-18 | 1997-09-10 | CMOS logic circuit with reduced circuit area |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP03385397A JP3615010B2 (ja) | 1997-02-18 | 1997-02-18 | 論理回路 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JPH10233678A JPH10233678A (ja) | 1998-09-02 |
| JPH10233678A5 JPH10233678A5 (enExample) | 2004-12-24 |
| JP3615010B2 true JP3615010B2 (ja) | 2005-01-26 |
Family
ID=12398075
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP03385397A Expired - Fee Related JP3615010B2 (ja) | 1997-02-18 | 1997-02-18 | 論理回路 |
Country Status (2)
| Country | Link |
|---|---|
| US (1) | US6011411A (enExample) |
| JP (1) | JP3615010B2 (enExample) |
Families Citing this family (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6252426B1 (en) * | 2000-03-07 | 2001-06-26 | Honeywell International Inc. | High speed logic family |
| DE10143236C1 (de) * | 2001-09-04 | 2003-03-06 | Infineon Technologies Ag | Schaltkreis-Anordnung und Logik-Gatter |
| KR100674087B1 (ko) * | 2004-11-22 | 2007-01-24 | 한국전자통신연구원 | Nrz 신호의 비대칭 왜곡을 이용한 클럭 신호 생성 장치 및 그를 이용한 광송수신 시스템 |
| JP4562515B2 (ja) * | 2004-12-22 | 2010-10-13 | ルネサスエレクトロニクス株式会社 | 論理回路及びワードドライバ回路 |
| CN101547004B (zh) * | 2009-05-12 | 2011-06-15 | 威盛电子股份有限公司 | 与门电路 |
| JP2011222105A (ja) * | 2010-04-14 | 2011-11-04 | Elpida Memory Inc | 半導体装置 |
Family Cites Families (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4541067A (en) * | 1982-05-10 | 1985-09-10 | American Microsystems, Inc. | Combinational logic structure using PASS transistors |
| US4559609A (en) * | 1983-02-07 | 1985-12-17 | At&T Bell Laboratories | Full adder using transmission gates |
| US4710649A (en) * | 1986-04-11 | 1987-12-01 | Raytheon Company | Transmission-gate structured logic circuits |
-
1997
- 1997-02-18 JP JP03385397A patent/JP3615010B2/ja not_active Expired - Fee Related
- 1997-09-10 US US08/926,450 patent/US6011411A/en not_active Expired - Lifetime
Also Published As
| Publication number | Publication date |
|---|---|
| US6011411A (en) | 2000-01-04 |
| JPH10233678A (ja) | 1998-09-02 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR0120565B1 (ko) | 래치-업을 방지한 씨모스형 데이타 출력버퍼 | |
| JP3152867B2 (ja) | レベルシフト半導体装置 | |
| JP3031313B2 (ja) | 半導体回路 | |
| TW321804B (enExample) | ||
| EP0285033A2 (en) | Prohibition circuit upon power-on event | |
| US20030122581A1 (en) | Semiconductor integrated circuit | |
| KR20180092804A (ko) | 레벨 시프터 | |
| US6373291B1 (en) | Pass transistor logic circuit for reducing power consumption | |
| JP3615010B2 (ja) | 論理回路 | |
| JPH0795042A (ja) | レベル変換回路 | |
| US20060279346A1 (en) | Semiconductor integrated circuit | |
| JPH10163826A (ja) | Cmosインバータの駆動方法及びシュミットトリガ回路 | |
| JP2001244804A (ja) | レベルコンバータ回路 | |
| JP7240899B2 (ja) | パワーオンクリア回路及び半導体装置 | |
| JP3070510B2 (ja) | 半導体装置の入力回路および出力回路ならびに半導体装置 | |
| WO2006033638A1 (en) | A digital voltage level shifter | |
| JP2769653B2 (ja) | 反転回路 | |
| JP3551926B2 (ja) | バッファ回路 | |
| JP3538558B2 (ja) | アナログスイッチ回路 | |
| US4631425A (en) | Logic gate circuit having P- and N- channel transistors coupled in parallel | |
| JP2001274672A (ja) | トライステートバッファ回路 | |
| JPH08107345A (ja) | Cmos出力回路及び半導体装置 | |
| KR100236722B1 (ko) | n비트 제로 검출 회로 | |
| JP7395390B2 (ja) | 半導体装置 | |
| JPH0786881A (ja) | シュミット回路 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20040120 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20040120 |
|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20040707 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20040727 |
|
| A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20040927 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20041026 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20041028 |
|
| R150 | Certificate of patent or registration of utility model |
Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20081112 Year of fee payment: 4 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20081112 Year of fee payment: 4 |
|
| S111 | Request for change of ownership or part of ownership |
Free format text: JAPANESE INTERMEDIATE CODE: R313115 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20081112 Year of fee payment: 4 |
|
| R350 | Written notification of registration of transfer |
Free format text: JAPANESE INTERMEDIATE CODE: R350 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20091112 Year of fee payment: 5 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20101112 Year of fee payment: 6 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20101112 Year of fee payment: 6 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20111112 Year of fee payment: 7 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20111112 Year of fee payment: 7 |
|
| S531 | Written request for registration of change of domicile |
Free format text: JAPANESE INTERMEDIATE CODE: R313531 |
|
| S533 | Written request for registration of change of name |
Free format text: JAPANESE INTERMEDIATE CODE: R313533 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20111112 Year of fee payment: 7 |
|
| R350 | Written notification of registration of transfer |
Free format text: JAPANESE INTERMEDIATE CODE: R350 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20111112 Year of fee payment: 7 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20121112 Year of fee payment: 8 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20121112 Year of fee payment: 8 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20131112 Year of fee payment: 9 |
|
| S533 | Written request for registration of change of name |
Free format text: JAPANESE INTERMEDIATE CODE: R313533 |
|
| S111 | Request for change of ownership or part of ownership |
Free format text: JAPANESE INTERMEDIATE CODE: R313117 |
|
| R350 | Written notification of registration of transfer |
Free format text: JAPANESE INTERMEDIATE CODE: R350 |
|
| R350 | Written notification of registration of transfer |
Free format text: JAPANESE INTERMEDIATE CODE: R350 |
|
| S111 | Request for change of ownership or part of ownership |
Free format text: JAPANESE INTERMEDIATE CODE: R313111 |
|
| R350 | Written notification of registration of transfer |
Free format text: JAPANESE INTERMEDIATE CODE: R350 |
|
| LAPS | Cancellation because of no payment of annual fees |