JP3123746B2 - Hybrid integrated circuit device - Google Patents

Hybrid integrated circuit device

Info

Publication number
JP3123746B2
JP3123746B2 JP02079224A JP7922490A JP3123746B2 JP 3123746 B2 JP3123746 B2 JP 3123746B2 JP 02079224 A JP02079224 A JP 02079224A JP 7922490 A JP7922490 A JP 7922490A JP 3123746 B2 JP3123746 B2 JP 3123746B2
Authority
JP
Japan
Prior art keywords
lead
external
integrated circuit
hybrid integrated
pattern
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP02079224A
Other languages
Japanese (ja)
Other versions
JPH03280367A (en
Inventor
直治 仙波
幹夫 馬場
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP02079224A priority Critical patent/JP3123746B2/en
Publication of JPH03280367A publication Critical patent/JPH03280367A/en
Application granted granted Critical
Publication of JP3123746B2 publication Critical patent/JP3123746B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/11Printed elements for providing electric connections to or between printed circuits
    • H05K1/117Pads along the edge of rigid circuit boards, e.g. for pluggable connectors
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09Shape and layout
    • H05K2201/09209Shape and layout details of conductors
    • H05K2201/09218Conductive traces
    • H05K2201/09263Meander

Landscapes

  • Multi-Conductor Connections (AREA)
  • Coupling Device And Connection With Printed Circuit (AREA)
  • Printing Elements For Providing Electric Connections Between Printed Circuits (AREA)
  • Structure Of Printed Boards (AREA)
  • Lead Frames For Integrated Circuits (AREA)

Description

【発明の詳細な説明】 〔産業上の利用分野〕 本発明は混成集積回路装置に関するものである。Description: BACKGROUND OF THE INVENTION The present invention relates to a hybrid integrated circuit device.

〔従来の技術〕[Conventional technology]

従来のこの種の技術は第3図,第4図に示すように回
路基板8に外部引き出しリード1をスルーホール4によ
ってスルーホールめっき法により接合してあった。スル
ーホール4と外部引き出しリード1の中間は、外部引き
出しのリード1のリード幅と同様となっていた。
In this type of conventional technology, as shown in FIGS. 3 and 4, an external lead 1 is joined to a circuit board 8 by a through hole 4 by a through hole plating method. The middle between the through hole 4 and the external lead 1 was the same as the lead width of the external lead 1.

〔発明が解決しようとする課題〕[Problems to be solved by the invention]

上述した従来の技術は回路基板と外部引き出しリード
との接合に1個のスルーホールめっきを用いる構造とな
っているために外部からの回転方向に対する力に弱いと
いう欠点を有している。また、スルーホールと外部引き
出しリード間のリード幅が同様であるので外部からのリ
ードに対する外力が直接スルーホールめっきに加わるた
め、スルーホールめっきの強度を弱める欠点を有してい
る。更に外装樹脂に対するストッパーもないため引き抜
き強度が弱いという欠点を有している。
The above-described conventional technique has a disadvantage that it is weak against external force in the rotation direction because it has a structure using one through-hole plating for joining the circuit board and the external lead. Further, since the lead width between the through-hole and the external lead is the same, an external force applied to the lead from the outside is directly applied to the through-hole plating, so that the strength of the through-hole plating is weakened. Further, there is a drawback that the pull-out strength is weak because there is no stopper for the exterior resin.

〔発明の従来技術に対する相違点〕[Differences of the Invention from the Prior Art]

上述した従来の技術に対し、本発明は回路基板と外部
引き出しリードとの接合に2個のスルーホールめっき
と、スルーホールと外部引き出しリードとの中間に外力
吸収パターン、凸起状パターン等を設けたという相違点
を有する。
In contrast to the conventional technology described above, the present invention provides two through-hole platings at the junction between the circuit board and the external lead, and an external force absorbing pattern, a convex pattern, etc. between the through hole and the external lead. With the difference.

〔課題を解決するための手段〕[Means for solving the problem]

本発明の混成集積回路装置は回路基板と外部引き出し
リードとの接合に2個のスルーホールめっきを用いる構
造となっているために外部からの回転方向に対する力に
対しても回転しないため強度が弱くならないという利点
を有している。またスルーホールと外部引き出しリード
間にリード幅より狭い外力吸収パターンを設けた構造と
なっているため、外部からの外力が吸収出来るためにス
ルーホールめっきの強度が弱くならないという利点を有
している。外装樹脂からのリード引き抜き防止用凸起状
パターンを設けることによりリード抜け防止が出来ると
いう利点を有している。
The hybrid integrated circuit device of the present invention has a structure in which two through-hole platings are used for joining the circuit board and the external lead, so that it does not rotate even against a force in the direction of rotation from the outside, so that the strength is weak. It has the advantage that it does not. In addition, the structure is such that an external force absorption pattern narrower than the lead width is provided between the through hole and the external lead, which has the advantage that the strength of the through hole plating is not weakened because external force from the outside can be absorbed. . By providing a protruding pattern for preventing lead extraction from the exterior resin, there is an advantage that lead detachment can be prevented.

〔実施例〕〔Example〕

第1図は本発明の一実施例を示す平面図であり、第2
図はその断面図である。回路基板8に外部引き出しリー
ド1を第1のスルーホール4および第2のスルーホール
5の2個のスルーホールめっきを用いて接合する。第1,
第2のスルーホール4,5と外部引き出しリード1の中間
に外力吸収パターン3を設ける。更に外力吸収パターン
3と外部引き出しリード1の中間に凸起状パターン2を
設ける。次に回路パターン6上に受動,能動素子等を搭
載し、回路接続を行い外装樹脂7を用いて封止する。
FIG. 1 is a plan view showing an embodiment of the present invention, and FIG.
The figure is a sectional view thereof. The external lead 1 is joined to the circuit board 8 by using two through-hole platings of a first through hole 4 and a second through hole 5. First
An external force absorbing pattern 3 is provided between the second through holes 4 and 5 and the external lead 1. Further, a protruding pattern 2 is provided between the external force absorbing pattern 3 and the external lead 1. Next, passive and active elements and the like are mounted on the circuit pattern 6, circuit connection is performed, and sealing is performed using the exterior resin 7.

〔発明の効果〕〔The invention's effect〕

以上説明したように本発明は回路基板と外部引き出し
リードとの接合に2個のスルーホールめっきを設けたこ
と。スルーホールと外部引き出しリードとの中間に外力
吸収パターンと凸起状パターンを設けたことにより、外
部より加わる回転方向の力と回転方向を除いた力によっ
て外部引き出しリードに対するダメージを防止するこ
と、および外装樹脂からのリード抜け防止ができるとい
う効果がある。
As described above, in the present invention, two through-hole platings are provided at the junction between the circuit board and the external lead. By providing an external force absorbing pattern and a protruding pattern in the middle between the through hole and the external lead, it is possible to prevent damage to the external lead by externally applied force in the rotational direction and force excluding the rotational direction, and There is an effect that the lead can be prevented from coming off from the exterior resin.

【図面の簡単な説明】[Brief description of the drawings]

第1図は本発明の一実施例を示す平面図、第2図はその
断面図である。第3図は従来技術の平面図、第4図はそ
の断面図である。 1……外部引き出しリード、2……凸起状パターン、3
……外力吸収パターン、4……スルーホール−1、5…
…スルーホール−2、6……回路パターン、7……外装
樹脂、8……回路基板。
FIG. 1 is a plan view showing an embodiment of the present invention, and FIG. 2 is a sectional view thereof. FIG. 3 is a plan view of the prior art, and FIG. 4 is a sectional view thereof. 1 ... external lead-out 2 ... convex pattern, 3
... external force absorption pattern, 4 ... through-hole-1, 5 ...
... Through holes-2, 6 ... Circuit pattern, 7 ... Outer resin, 8 ... Circuit board.

───────────────────────────────────────────────────── フロントページの続き (56)参考文献 特開 昭56−98852(JP,A) 特開 昭53−52454(JP,A) 特開 平1−199497(JP,A) 特開 昭53−48465(JP,A) 実開 昭49−116565(JP,U) 実開 昭50−81378(JP,U) 実開 昭60−140377(JP,U) ──────────────────────────────────────────────────続 き Continuation of the front page (56) References JP-A-56-98852 (JP, A) JP-A-53-52454 (JP, A) JP-A-1-199497 (JP, A) JP-A-53-1982 48465 (JP, A) Fully open 49-116565 (JP, U) Fully open 50-81378 (JP, U) Fully open 60-140377 (JP, U)

Claims (5)

(57)【特許請求の範囲】(57) [Claims] 【請求項1】回路基板と外部引き出しリードの接合にス
ルーホールめっき法を用いた混成集積回路に於いて、前
記回路基板上に設けた2個以上のスルーホールと外部引
き出しリードとを接合したことを特徴とする混成集積回
路装置。
In a hybrid integrated circuit using a through-hole plating method for bonding a circuit board and an external lead, at least two through holes provided on the circuit board and the external lead are bonded. A hybrid integrated circuit device comprising:
【請求項2】特許請求の範囲第1項記載の混成集積回路
に於いて、前記外部引き出しリードの前記2個以上のス
ルーホールが設けられた部分の外側に、前記回路基板外
部の前記外部引き出しリード幅より狭い外力吸収パター
ンを設けたことを特徴とする混成集積回路装置。
2. The external integrated circuit according to claim 1, wherein the external extraction outside of the circuit board is provided outside a portion of the external extraction lead provided with the two or more through holes. A hybrid integrated circuit device having an external force absorption pattern narrower than a lead width.
【請求項3】特許請求の範囲第1項記載の混成集積回路
に於いて、前記外部引き出しリードの前記2個以上のス
ルーホールが設けられた部分の外側に、外装樹脂からの
リード引き抜き防止用の凸状のパターンを設けたことを
特徴とする混成集積回路装置。
3. The hybrid integrated circuit according to claim 1, wherein a lead is prevented from being pulled out of an exterior resin outside a portion of said external lead-out lead provided with said two or more through holes. A hybrid integrated circuit device, comprising:
【請求項4】特許請求の範囲第1項記載の混成集積回路
に於いて、前記外部引き出しリードの前記2個以上のス
ルーホールが設けられた部分の外側に、前記回路基板外
部の前記外部引き出しリード幅より狭い外力吸収パター
ンを設け、その外側に外装樹脂からのリード引き抜き防
止用の凸起状のパターンを設けたことを特徴とする混成
集積回路装置。
4. The external integrated circuit according to claim 1, wherein said external lead outside said circuit board is provided outside a portion of said external lead where said two or more through holes are provided. A hybrid integrated circuit device comprising: an external force absorbing pattern narrower than a lead width; and a protruding pattern for preventing lead extraction from an exterior resin is provided outside the external force absorbing pattern.
【請求項5】特許請求の範囲第1項記載の混成集積回路
に於いて、前記外部引き出しリードの前記2個以上のス
ルーホールが設けられた部分の外側に、回路パターンが
設けられ、該回路パターン上には受動、能動素子が搭載
され、回路接続が行われ、外装樹脂で封止されているこ
とを特徴とする混成集積回路装置。
5. The hybrid integrated circuit according to claim 1, wherein a circuit pattern is provided outside a portion of said external lead-out lead provided with said two or more through-holes. A hybrid integrated circuit device, wherein passive and active elements are mounted on a pattern, circuit connections are made, and the pattern is sealed with an exterior resin.
JP02079224A 1990-03-28 1990-03-28 Hybrid integrated circuit device Expired - Fee Related JP3123746B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP02079224A JP3123746B2 (en) 1990-03-28 1990-03-28 Hybrid integrated circuit device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP02079224A JP3123746B2 (en) 1990-03-28 1990-03-28 Hybrid integrated circuit device

Publications (2)

Publication Number Publication Date
JPH03280367A JPH03280367A (en) 1991-12-11
JP3123746B2 true JP3123746B2 (en) 2001-01-15

Family

ID=13683945

Family Applications (1)

Application Number Title Priority Date Filing Date
JP02079224A Expired - Fee Related JP3123746B2 (en) 1990-03-28 1990-03-28 Hybrid integrated circuit device

Country Status (1)

Country Link
JP (1) JP3123746B2 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5546881B2 (en) * 2010-01-22 2014-07-09 矢崎総業株式会社 Wiring board

Also Published As

Publication number Publication date
JPH03280367A (en) 1991-12-11

Similar Documents

Publication Publication Date Title
JP3123746B2 (en) Hybrid integrated circuit device
JP3615672B2 (en) Semiconductor device and wiring board used therefor
JP2500232Y2 (en) Hybrid integrated circuit device
JPH09181116A (en) Semiconductor device
JPH02222189A (en) Printed board
JP2575854Y2 (en) Electronic components
JPH0241476U (en)
JPH0731521Y2 (en) Resistance circuit board
JPS61137353A (en) Film carrier
JP2946732B2 (en) Hybrid integrated circuit device
KR0116898Y1 (en) Oscillation frequency adjusting screw of a oscillation fixing construction
JPS622558A (en) Semiconductor rectifying device
JPH0465492U (en)
JPH0258363U (en)
JPH05291718A (en) Printed wiring board
JPS6452244U (en)
JPH01181553A (en) Side-brazed type ceramic board
JPS59144209U (en) Adhesive structure of substrate
JPS60146351U (en) Hybrid integrated circuit device
JPS6054399U (en) Tape for taping electronic parts
JPH0388350U (en)
JPH03101528U (en)
JPS58111987U (en) Layout structure of circuit components
JPH03106750U (en)
JPS59176176U (en) printed wiring board

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees